View of A Design of Threshold Logic Flip-Flops for Minimizing Power, Leakage and Area of Standard Cell ASIC

Return to Article Details A Design of Threshold Logic Flip-Flops for Minimizing Power, Leakage and Area of Standard Cell ASIC Download Download PDF