

A Design of Threshold Logic Flip-Flops for Minimizing Power, Leakage and Area of Standard Cell ASIC

Ms. T. Archana, Electronics and Communication Engineering Department, Saveetha Engineering College, Chennai, India.

Dr. S. Praveenkumar, Electronics and Communication Engineering Department, Saveetha Engineering College, Chennai, India

Article Info

Volume 82

Page Number: 2961 - 2966

Publication Issue:

January-February 2020

Abstract

In modern VLSI design power becomes one of the major issues. The clock consumes more power which is dominant part in recent trends in integrated circuits. In proposed design the power can be reduced by replacing some flip-flops with fewer multi bit flip-flop. On other hand this procedure influences the performance of the integrated circuits. It will leads to a complex problem when the replacement of flip-flop has been done without considering the timing and placement capacity consideration. We have proposed techniques to eliminate this problem. To identify the flip-flop to replace we perform coordinate transformation that can be merged and their legal region. Further, we developed combination table to specify possible combination of flip-flop given by the library. At last , we exercise a hierarchical way approach to combine flip-flop in encryption standard register. In addition to power reduction, reducing the number of register also considered. In the test case, which consists of 1000 flip-flops we have achieved minimize the time to replace flip-flops and reduced up to 21% power reduction.

Keywords: VLSI design, transformation, integrated circuits, flip-flop.

Article History

Article Received: 14 March 2019

Revised: 27 May 2019

Accepted: 16 October 2019

Publication: 19 January 2020

I. PROPOSED SYSTEM

Let us see notation of the problem formulation

- 1) Let f_i correspond to a flip-flop and b_i correspond to its bit width.
- 2) Let $A(f_i)$ stand for the area of f_i .
- 3) Let $P(f_i)$ correspond to all the pins connected to f_i .
- 4) Let $M(p_i, f_i)$ correspond to the Manhattan distance between a pin p_i and f_i , where p_i is an I/O pin that connect to f_i .
- 5) Let $S(p_i)$ symbolize the restriction of maximum wire length for a net that connects to a pin p_i of a flip-flop.
- 6) In a particular placement region, we split it into several bins [see Fig. 3(b) for example], and each bin is indicated by B_k .

7) Let $RA(B_k)$ symbolize the remaining area of the bin B_k that can be used to place additional cells.

8) Let L represent a cell library which contains different flip-flop types.

To reduce total power consumption, merge as many flip-flop as possible in a given cell library. To substitute a number of flip-flops f_1, \dots, f_{j-1} by a latest flip-flop f_j , the summation of bit widths in the original one must be equal to the bit width of f_j . Due to replacement of flip flop, the routing length of flip flop has been changed. Some of the path timing has been chaged. It certainly modify timing of some paths after the replacement, to assure that a allowed placement can be obtained. To reflect on these issues, we describe two limitations as follows.

1) There will be timing constraint of net which connecting pin p_i to flip-flop f_j . To avoid timing issue after replacement, P_i must be longer in length than Manhattan distance between p_i and F_j .

We can get a possible placement region for a flip-flop f_j based on each timing constraint defined on a pin. See Fig. 4 for example. The one bit flip-flop connected by pins p_1 and p_2 . To figure out a diamond region, which is represented by $R_p(p_i)$, $i = 1$, the possible placement region of f_1 constrained by the pin p_i or spot the region with this by scattered lines in the figure. The solid lines represent the overlapping region which is formed by the legal placement region of f_1 . $R_p(p_1)$ and $R_p(p_2)$ got overlap region of $R(f_1)$.

2) Capacity Constraint for Each Bin B_k :

The bin B_k consists of total area of flip flop which should not be greater than the remaining area of the bin B_k . (i.e., $A(f_i) \leq RA(B_k)$).

II. CLOCK DISTRIBUTION NETWORKS

There are different techniques employed in Integrated Circuit design to minimize the clock skew. A few of the techniques are listed below:

- Clock Trees
- Single Clock Mesh/Grid
- Clock Trees with Multiple Local Meshes

Clock trees work on the principle that relative phase of the clock at two sinks is more important than the absolute delay in the clock path from the source to the sink. Clock trees are balanced clock distribution networks. The most commonly used trees used for clock distribution are the H-TREE networks.

Clock distribution networks with H-Tree structure are constructed by recursively connecting H-Tree structures to each other as shown in Figure 4 : H-Tree Network. The H-Tree structure at each level has lengths equal to half of the previous level. For example if a level 1 H-Tree has lengths of l_1 and l_2 , then the level 2 H-tree will have lengths

$l_3 = l_1/2$ and $l_4 = l_2/2$. A simple H-Tree structure is shown in the figure below:




Figure 4 : H-Tree Network

Some of the main advantages of H-Tree clock distribution network are ideally zero skew, low power, low area and ease of generation. It also has some disadvantages. The sink distribution in an integrated circuit may not be as uniform as the H-Tree structure. There might be a large concentration of sinks at one location whereas a very less sink concentration at another location. In such a case the capacitive load distribution connected to the H-Tree vertices is highly irregular. This will result in non zero skew among sinks connected to different vertices. However techniques like introduction of dummy loads, wire snaking can be employed to overcome these disadvantages.


Another approach used for clock distribution is the single clock mesh. In this method a grid or mesh is used in the final stage of the clock distribution network. A balanced tree like an H-Tree is used to connect the main clock source to the local grid. The grid/mesh helps to achieve a low local skew i.e. the skew close to the sinks and the H-Tree structures help to achieve a low skew in the path from the clock source to the clock grid. Therefore this structure combines the

advantages of both the Regular H-Tree structure as well as a grid.

One of the major advantages of the single clock mesh structure is that it helps to achieve very low skews as compared to the only H-Tree structure. Also this structure accommodates for late design as the grid is easily accessible from various points on the integrated circuit. Therefore the clock mesh can be designed in the early stages.

The major disadvantages of the single clock mesh structure are its huge power consumption and wire length. Also, in this approach it is not possible to selectively turn off the clock (for power reduction) to a certain area of the integrated circuit because of the single mesh structure i.e. clock gating is not possible in this approach. The clock mesh structure is shown in Figure 5-Level H-Tree with Single 8X8 Mesh

Figure 5-Level H-Tree with Single 8X8 Mesh



A third method of clock distribution is Clock Tree with Local Mesh. This is an improvement over the previous clock mesh scheme. In this case instead of having a single mesh, there will be a local mesh for a group of sinks. Thus we would have a number of local meshes. All these local meshes would be connected to the main clock source using balanced trees like H-Trees.

The major benefit with this scheme is selectively turning off certain local meshes when not in

use, we can be able to reduce power. This is clock gating. The disadvantage with this scheme is that the clock skew is slightly worse when compared to single clock mesh scheme.

This architecture can be made reconfigurable by connecting two adjacent local meshes by transmission gates. The transmission gates will be turned on only if the two meshes connecting to it are turned on. The insertion of transmission gates brings

III. H-TREE CLOCK NETWORK DESIGN

The clock network based on H-tree can be constructed using all the above described sub circuits. We start by placing the first level H-Tree at the centre of the given sink distribution. the first level H-Tree with x and y coordinates will be given by

$$X = X_{\min} + (X_{\max} - X_{\min})/2 \text{ \&}$$

$$Y = Y_{\min} + (Y_{\max} - Y_{\min})/2 \text{ where}$$

X_{\min} = The minimum X-Coordinate of the given sink distribution

X_{\max} = The maximum X-Coordinate of the given sink distribution

Y_{\min} = The minimum Y-Coordinate of the given sink distribution

Y_{\max} = The maximum Y-Coordinate of the given sink distribution

The lengths of the first level H-Tree are given by

$$l1 = 2*(X_{\max} - X) \text{ and}$$

$$l2 = 2*(Y_{\max} - Y)$$

The First level H-Tree is constructed using the H-Tree structure shown in **Error! Reference source not found.** (This supports clock gating) and the subsequent level H-Tree structures can be constructed using the H-Tree structure shown in the **Error! Reference source not found.** . The lengths of the H-Tree branches are halved as we move to the higher H-Tree levels.

The First level H-Tree includes a central buffer which is driven by the main clock source. It also consists of clock gates to selectively turn off power to a specific region of the integrated circuit. The signals clk_cntl0, clk_cntl1, clk_cntl2 and clk_cntl3 are used to enable clock gating. If the clock gating is enabled at any of the leaf nodes of the first level H-Tree then the higher level H-Tree structures connected to that particular node will also be turned off thus saving power.

The connection to the sinks should be made from the vertices (leaf nodes) of the last level H-Tree. In order to connect the sinks, first the vertex of the H-Tree closest to the sink is to be determined. Since the benchmark circuits are described in the Manhattan plane, we need to consider Manhattan distance while connecting the sinks to the H-Tree vertices. The Manhattan distance between two points is can be obtained by adding the line segment which is projected form the coordinate axis. In other words, if point P_1 has coordinates $P_1(X1,Y1)$ and point P_2 has coordinates $P_2(X2,Y2)$ then the Manhattan distance between the two points is given by $|X1-X2|+|Y1-Y2|$.

Buffer chains are inserted between the H-Tree Vertex and the Sink. Buffer chains are used to isolate the load from the H-Tree. The H-Tree will only see a load equal to the Input capacitance of the buffer chain. At the same time by setting a correct stage ratio we would we able to drive a huge load capacitance presented by the sinks. The buffers also help to improve the clock slew rate. Without the buffers the clock slew would be very large.

A PI-Model is used to connect the output of the buffer chain to the sink. The PI-Model emulates the behavior of the wire segment connecting the buffer chain output to the sink. The length parameter of the PI-Model sub circuit is set equal to the above calculated Manhattan distance. This is indicated in the figure on the next page.

Starting with a approximately assumed number for number of H-Tree levels, buffer sizes, stage

ration several simulations had to be run to find out the exact values which give the optimum values of clock skew, slew and power.

IV. SIMULATION RESULTS

The table below summarizes the simulation results for the two test cases r1 (267 sinks) and r5 (3101 sinks) with H-Tree based clock distribution network. For r1 the results were obtained using three levels of H-Tree and for r5 the results were obtained using five levels of H-Tree

	NUMBER OF H-TREE LEVELS	MAX SKEW (ps)	MAX RISE SLEW (ps)	MIN RISE SLEW (ps)	MAX FALL SLEW (ps)	MIN FALL SLEW (ps)	POWER CONSUMED (mW)
R 1	3	25.46	23.17	19.89	218.16	16.60	55.08
R 5	5	28.75	22.67	16.67	197.92	14.46	650.18

Table 1: Phase-I Simulation Results




Figure 1. Waveform showing Maximum and Minimum skew points for R1





Figure 7. Waveform showing Maximum and Minimum skew points for R5

V. RESULTS AND DISCUSSION

Clock Distribution:



Above wave form shows different clock signals with skews generated by clock distribution network. Here we use totally 20 regional clocks to apply for different flip flops. The clock skew is the difference of maximum and minimum delay.

VI. CONCLUSION

The power consumed by location of the flip-flop has been determined and replacing flip-flops. The fewer figure of flip-flops symbolize fewer figure of clock sinks during clock tree synthesis. Hence the clock network with the drop of power consumption and less routing paths. Further the larger multi bit flip flop replaces smaller flip flops which will lead to device size variation. The inverter based clock buffer increase appreciably in CMOS technology process. The driving capability of clock buffer,

The number of minimum-sized inverters which can be driven on given rising and falling time. To avoid unnecessary power waste numerous flip-flops can divide a common clock buffer.

REFERENCES

- [1] P. R. Panda, A. Shrivastava, B. V. N. Silpa, and K. Gummidipudi, *Power-Efficient System Design*. New York, NY, USA: Springer, 2010.
- [2] K.-Y. Siu, V. Roychowdhury, and T. Kailath, *Discrete Neural Computation: A Theoretical Foundation*. Englewood Cliffs, NJ, USA: Prentice-Hall, 1995.
- [3] V. Beiu, "A survey of perceptron circuit complexity results," in *Proc. Int. Joint Conf. Neural Netw. (IJCNN)*, Jul. 2003, pp. 989–994.
- [4] V. Beiu, J. M. Quintana, and M. J. Avedillo, "VLSI implementations of threshold logic—A comprehensive survey," *IEEE Trans. Neural Netw.*, vol. 14, no. 5, pp. 1217–1243, Sep. 2003.
- [5] B. Nikolić, V. G. Oklobdžija, V. Stojanović, W. Jia, J. K.-S. Chiu, and M. M.-T. Leung, "Improved sense-amplifier-based flip-flop: Design and measurements," *IEEE J. Solid-State Circuits*, vol. 35, no. 6, pp. 876–884, Jun. 2000.
- [6] R. Strandberg and J. Yuan, "Single input current-sensing differential logic (SCSDL)," in *Proc. IEEE Int. Symp. Circuits Syst.*, vol. 1, May 2000, pp. 764–767.
- [7] M. Padure, S. Cotofana, and S. Vassiliadis, "Design and experimental results of a CMOS flip-flop featuring embedded threshold logic," in *Proc. Int. Symp. Circuits Syst.*, May 2003, pp. V-253–V-256.
- [8] S. Leshner, N. Kulkarni, S. Vrudhula, and K. Berezowski, "Design of a robust, high performance standard cell threshold logic family for DSM technology," in *Proc. IEEE Int. Conf. Microelectron.*, Dec. 2010, pp. 52–55.
- [9] S. Leshner, "Modeling and implementation of threshold logic circuits and architectures," Ph.D. dissertation, Comput. Sci., Arizona State Univ., Tempe, AZ, USA, 2010.
- [10] V. J. Modiano, "Majority logic circuit using a constant current bias," U.S. Patent 3 155 839, Nov. 3, 1964.
- [11] R. Z. Fowler and E. W. Seymour, "Direct coupled, current mode logic," U.S. Patent 3 321 639, May 23, 1967.
- [12] J. A. Hidalgo-López, J. C. Tejero, J. Fernández, and A. Gago, "New types of digital comparators,"

- in Proc. IEEE Int. Symp. Circuits Syst., Apr./May 1995, pp. 29–32.
- [13] J. M. Quintana, M. J. Avedillo, R. Jiménez, and E. Rodríguez-Villegas, “Practical low-cost CPL implementations threshold logic functions,” in Proc. 11th Great Lakes Symp. VLSI, 2001, pp. 139–144.
- [14] R. Zimmermann and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1079–1090, Jul. 1997.
- [15] J. Lerch, “Threshold gate circuits employing field-effect transistors,” U.S. Patent 3 715 603, Feb. 6, 1973.
- [16] H. Özdemir, A. Kepke, B. Pamir, Y. Leblebici, and U. Çilingiroğlu, “A capacitive threshold-logic gate,” IEEE J. Solid-State Circuits, vol. 31, no. 8, pp. 1141–1150, Aug. 1996.
- [17] J. López-García, J. Fernández-Ramos, and A. Gago-Bohórquez, “A balanced capacitive threshold-logic gate,” Analog Integr. Circuits Signal Process., vol. 40, no. 1, pp. 61–69, 2004.
- [18] T. Shibata and T. Ohmi, “An intelligent MOS transistor featuring gate level weighted sum and threshold operations,” in Proc. Int. Electron Devices Meeting, Dec. 1991, pp. 919–922.
- [19] K. Kotani, T. Shibata, M. Imai, and T. Ohmi, “Clock-controlled neuron-MOS logic gates,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 4, pp. 518–522, Apr. 1998.
- [20] H.-Y. Huang and T.-N. Wang, “CMOS capacitor coupling logic (C3L) circuits,” in Proc. 2nd IEEE Asia Pacific Conf. ASICs, Aug. 2000, pp. 33–36.
- [21] P. Celinski, J. F. López, S. Al-Sarawi, and D. Abbott, “Low power, high speed, charge recycling CMOS threshold logic gate,” Electron. Lett., vol. 37, no. 17, pp. 1067–1069, Aug. 2001.
- [22] M. J. Avedillo, J. M. Quintana, A. Rueda, and E. Jiménez, “Low power CMOS threshold-logic gate,” Electron. Lett., vol. 31, no. 25, pp. 2157–2159, 1995.
- [23] S. Bobba and I. N. Hajj, “Current-mode threshold logic gates,” in Proc. Int. Conf. Comput. Design, 2000, pp. 235–240.
- [24] S. Dechu, M. K. Goparaju, and S. Tragoudas, “A metric of tolerance for the manufacturing defects

of threshold logic gates,” in Proc. 21st IEEE Int. Symp. Defect Fault Tolerance VLSI Syst., Oct. 2006, pp. 318–326.

- [25] S. Muroga, Threshold Logic and Its Applications. New York, NY, USA: Wiley, 1971.

AUTHORS PROFILE



T. ARCHANA received her master's degree (M.E –APPLIED ELECTRONICS) at JJ College Of Engineering bachelor's degree EIE Engineering at Mookambigai College Of Engineering, 2012 and 2007 respectively. She has over 10.5 years of experience in teaching. He has published many papers in various International Journals, International Conferences, National Journals and National Conferences. His research interests are MEMS, VLSI Design, Embedded Systems. She is currently working as an Assistant Professor in Department of Electronics and Communication Engineering, Saveetha Engineering College, Thandalam, Chennai.



S. PRAVEENKUMAR, working as Professor, ECE at Saveetha Engineering College, Chennai. He has 13 years of Teaching Experience. He has presented his work in 10 International conferences. He has published 15 International and 5 National Proceedings and He has 15 International journal publications. He got the Best Teacher award for the last consecutive years. His research area includes MEMS, VLSI, Biomems, Satellite communication.