Return to Article Details Efficient Power Reduction Scheme for AES using Hardware-Software Co-Design Download Download PDF