

Power Efficient Control Unit for Green Communication.

Bishwajeet Pandey, Centre of Energy Excellence, Gyancity Research Labs, Motihari, India, gyancity@gyancity.com

Keshav Kumar, Centre of Energy Excellence, Gyancity Research Labs, Motihari, India,<u>thekeshavkumar1993@gmail.com</u>

Sri Chusri Haryanti, Faculty of Information Technology, Universitas Yarsi, Jakarta, Indonesia, chusri.haryanti@gmail.com

Rajina R Mohamed, Universiti Tenaga Nasional (UNITEN), Malaysia rajina@uniten.edu

D. M. Akbar Hussian. Department of Energy Technology, Aalborg University, Esbjerg, Denmark, <u>akh@et.aau.dk</u>

Article Info Volume 83 Page Number: 13422 - 13427 Publication Issue: March - April 2020

Article History Article Received: 24 July 2019 Revised: 12 September 2019 Accepted: 15 February 2020 Publication: 20 April 2020

Abstract

Nowadays people are getting more concerned towards the idea of green communication. In electronic world as digitalization is growing the need of power efficient devices are in more demand. In this work we are making a power efficient Control Unit (CU) by interfacing it with different Virtex and Spartan family Field Programmable Gate Array (FPGA). This experiment is performed on Xilinx 14.1 ISE Design simulator. Dynamic power, quiescent power and total power of control unit with different FPGAs of Virtex and Spartan families is analysed on X Power analyser tool. The other on chips power like clock power, signal power, input/output (I/O) power counts 0W of power in total power consumption. From the experiment it was concluded that control unit when interfaced with Spartan 6 FPGA consumes least amount of power and hence regarded as most power efficient device.

Keywords—Control Unit, FPGA, Virtex, Spartan, Power.

I. INTRODUCTION

Nowadays attention towards green communication technologies are getting more concern in people's mind [1]. Everyone is looking for those devices and products which are energy or power efficient. The field of communication network also needs to be formulated with green communication [2] technologies so in order to fulfil the challenges of communication field towards green communication, in this work a power efficient control unit is implemented on different FPGAs. The different FPGAs with which CU is interfaced is shown in figure 1.





Figure 1. Different FPGA with which CU is interfaced.

Central Processing Unit (CPU) comprises of a vast number of electronic components and devices and control unit is one of the major part of CPU [3]. The working of CU is to direct the operation of processor which is described in figure 2.

Control Unit



Figure 2. Working of Control Unit.

One of the major responsibilities of CU is to tell computer's memory to decide how to respond to data instruction set which is sent to the processor of CPU. The schematic of CU designed by Xilinx simulator is shown in figure 3.



Figure 3. Schematic of Control Unit.



The instruction signal processing process of CU is represented in figure 4.



Figure 4. Signal processing of CU.

II. RELATED WORK

P. Diniz et. al. [4] designed FPGA based automatic synthesis data storage and control structure for computing engine. W. M. El- Medany et. al. [5] implemented GSM based remote sensing and control system using FPGA for home security. M. Majzoobi et. al. [6] used Virtex 5 FPGA to design FPGA based true number generator using circuit metastability and adaptive feedback control. E. Koutroulis et. al. [7] developed photovoltaic modules for real time simulation using FPGA. K. K. Shyu et. al. [8] designed FPGA based brain computer interface control hospital bed nursing system. B. Pandey et. al. [9] implemented Arithmetic Logic Unit (ALU) design on FPGA by changing frequency values. S. Gdaim et. al. [10] implemented DTC induction machine based fuzzy control on FPGA.

III. EXPERIMENTAL SETUP

The interfacing of CU with Virtex 4, Virtex 5, Virtex 6, Spartan 3 and Spartan 6 is done on Xilinx 14.1 ISE Design simulator and power observation is analysed using X Power analyser tool. For Virtex family FPGA the ambient temperature of environment is 50(°C) and 25(°C) for Spartan family FPGA. The code of CU is written in Verilog Hardware Description Language (HDL).

IV. POWER ANALYSIS

A. Power Analysis of Virtex 4, Virtex 5 and Virtex 6 FPGA.

The supply power of Virtex 4 is displayed in table 1. For Virtex 4 dynamic power, quiescent power and total power is calculated as 0.004W, 0.165W and 0.169W respectively.

	Table	1. Supp	oly Powe	r of Virtez	x 4 FPGA.
--	-------	---------	----------	-------------	-----------

Supply Power (W)		
Dynamic Power	0.004	
Quiescent Power	0.165	

Published by: The Mattingley Publishing Co., Inc.



Total Power 0.169

The dynamic power of Virtex 5 is 0.000W, quiescent power and total power are 0.379W. The supply power analysis is shown in table 2.

Supply Power (W)		
Dynamic Power	0.000	
Quiescent Power	0.379	
Total Power	0.379	

For Virtex 6 FPGA quiescent power and total power are 0.756W and dynamic power is 0.000W which is shown in table 3.

Supply Power (W)		
Dynamic Power	0.000	
Quiescent Power	0.756	
Total Power	0.756	

The total power comparison of Virtex 4, Virtex 5 and Virtex 6 FPGA is presented in figure 5.



Figure 5. Power Comparison of Virtex 4, Virtex 5 and Virtex 6 FPGA.

B. Power Analysis of Spartan 3 and Spartan 6 FPGA.

For Spartan 3 and Spartan 6 FPGA dynamic power consumption is 0.000W. For Spartan 3 FPGA the quiescent power

and total power are 0.027W and for Spartan 6 FPGA quiescent power and total power are 0.014W. The supply power of Spartan 3 and Spartan 6 FPGA is demonstrated in table 4 and table 5 respectively.



Supply Power (W)		
Dynamic Power	0.000	
Quiescent Power	0.027	
Total Power	0.027	

Table 5. Supply Power of Spartan 6 FPGA.

Supply Power (W)		
Dynamic Power	0.000	
Quiescent Power	0.014	
Total Power	0.014	

V. RESULTS ANALYSIS

On comparing the supply power of all the above mentioned FPGAs it was concluded that Spartan 6 is most power efficient device when interfaced with CU. The percentage of total power variation of Spartan 6 with Virtex 4, Virtex 5, Virtex 6 and Spartan 3 is given as 91.75%, 96.30%, 98.14% and 48.14% respectively. Also it is concludes that Virtex 6 FPGA is the worst FPGA device for interfacing CU. The total power comparison is described in figure 6.





VI. CONCLUSION

This paper makes the comparative analysis of interfacing CU with Virtex 4, Virtex 5, Virtex 6, Spartan 3 and Spartan 6 FPGA. And this analysis gives the clear direction to the users and researchers that Spartan 6 is most power efficient FPGA and Virtex 6 is the worst FPGA for interfacing CU.

VII. FUTURE SCOPE

In this paper the interfacing of CU is done with Virtex 4, Virtex 5, Virtex 6, Spartan 3 and Spartan 6 FPGA, but we can also perform this experiment with other FPGAs like Cyclone FPGA, Airtix FPGA, and Kintex FPGA etc. Researchers can also design the CU at different values of voltage, current and frequency that will



help in promoting green communication. Not only can this researchers implement other electronic devices with FPGA for the welfare of society by giving valuable results towards green communication.

REFERENCES

- [1] W. Vereecken, W. V. Heddeghem, D. Colle, M. Pickavet, and P. Demeester. "Overall ICT footprint and green communication technologies." In 2010 4th International Symposium on Communications, Control and Signal Processing (ISCCSP), pp. 1-6. IEEE, 2010.
- [2] B. Pandey, B. Das, A. Kaur, T. Kumar, A.M. Khan, D.A Hussain. and G.S. Tomar, 2017. Performance evaluation of FIR filter after implementation on different FPGA and SOC and its utilization in communication and network. *Wireless Personal Communications*, 95(2), pp.375-389.
- [3] <u>https://www.geeksforgeeks.org/comput</u> <u>er-organization-control-unit-and-</u> <u>design/</u>
- [4] P. Diniz, and J. Park. "Automatic synthesis of data storage and control structures for FPGA-based computing engines." In *Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No. PR00871)*, pp. 91-100. IEEE, 2000.
- [5] W.M. El-Medany , and M. R. El-Sabry. "GSM-based remote sensing and control system using FPGA." In 2008 International Conference on

Computer and Communication Engineering, pp. 1093-1097. IEEE, 2008.

- [6] M. Majzoobi, F. Koushanfar, and S. Devadas. "FPGA-based true random generation number using circuit metastability with adaptive feedback control." In International Workshop on *Cryptographic* Hardware and Embedded Systems, pp. 17-32. Springer, Berlin, Heidelberg, 2011.
- [7] E. Koutroulis, K. Kalaitzakis, and V. Tzitzilonis. "Development of an FPGA-based system for real-time simulation of photovoltaic modules." *Microelectronics journal* 40, no. 7 (2009): 1094-1102.
- [8] K. K. Shyu, Y. J. Chiu, P. L. Lee, M. H. Lee, J. J. Sie, C. H.Wu, Y. T. Wu, and P. C. Tung. "Total design of an FPGA-based brain–computer interface control hospital bed nursing system." *IEEE Transactions on Industrial Electronics* 60, no. 7 (2013): 2731-2739.
- [9] B. Pandey, J. Yadav, M. Pattanaik, and N. Rajoria. "Clock gating based energy efficient ALU design and implementation on FPGA." In 2013 International Conference on Energy Efficient Technologies for Sustainability, pp. 93-97. IEEE, 2013.
- [10]S. Gdaim, A. Mtibaa, and M. F. Mimouni. "Design and experimental implementation of DTC of an induction machine based on fuzzy logic control on FPGA." *IEEE Transactions on Fuzzy Systems* 23, no. 3 (2015): 644-655.