

Designing High Speed 64 bit Multiplier using Vedic Sutra

¹Pragya Pandey, ²Latif Khan, ³Dr. C.P.Jain, ⁴Mohammad sabir

¹Deptt. of ECE, Geetanjali Institute of Technical Studies, Udaipur, e-mail: pandeypragya1107@gmail.com

²Deptt. of ECE, Geetanjali Institute of Technical Studies, Udaipur, e-mail: latifnizami@gmail.com

³ Deptt. of EIC, Govt. Engineering College, Ajmer, e-mail: cpjain@eceajmer.ac.in

⁴Deptt. of ECE, Geetanjali Institute of Technical Studies, Udaipur, e-mail: sabii.sankhla@gmail.com

Article Info

Volume 83

Page Number: 1178 - 1183

Publication Issue:

March - April 2020

Article History

Article Received: 24 July 2019

Revised: 12 September 2019

Accepted: 15 February 2020

Publication: 14 March 2020

Abstract

Vedic multiplier is a unique and prompt multiplier dependent on Vedic mathematics. The main component used in this procedure is adder. Vedic multiplier's performance can be enhanced by using fast adder. Hence in this paper we are using 64*64 bit multiplier using 32-bit Vedic multiplier and getting path delay lowest. For finding value of 64-bit multiplier, we need 32-bit multiplier for multiplication. Here we are applying Vedic Mathematics Sutra called "URDHVA TIRYAKABHYAM" for proposed 64*64 bit multiplier in Xilinx ISE 14.7. This design does not take more time for execution of the operation than comparison with available multiplier. This Vedic method is effective to improve the speed of image processing and digital signal processing. It works on high speed with great performance. This technique includes different types of wide area of image and digital signal processing. At the end, the result of proffered multiplier is compared with 64-bit multiplier using different adders.

Keywords—Ancient Vedic mathematics, Urdhva-Tiryakbhyam Sutra, Vedic real multiplier, Kogge- Stone Adder (KSA), Xilinx ISE 14.7, VHDL

I. INTRODUCTION

Word "Vedic" is taken from "Veda" which is shown as one of most prepared method of acquiring knowledge. Vedic Mathematic is fit to solve any mathematical issue at a very high speed with few steps. The concept of Vedic mathematics is originated from "Atharva Vedas". In applied sciences, Vedic mathematics is mostly use. Vedic Mathematic has sutras and sub sutras. These sutras present undercover reinforcement strategy systems to all essential intelligent errands. The strong application of Vedic science is in 'sequence of numbers'. It fuses for all intents and purposes all pieces of science. The convincing employments of Vedic Science have shown in an area's upgraded speed similarly as Less Power figuring related with VLSI Math undertakings, Computerized Signal Preparing, Discrete Fourier Change techniques, Chip Structuring strategies, and encoding of main structure. Digital Signal Processing (DSP) technique are immense part in building discipline. DSP errands can be realized in number of ways and methodology. Association and Complications are some main tasks in DSP where capable duplication is required.

Configuration of Vedic multiplier has given this straight imposition to assemble increment quickly

when diverged from customary techniques. This paper depicts chart and attainment of snappy propagator. Vedic science-based parts with different utilitarian squares can sort out in an ALU to perform snappy duplication. Such number shuffling basis unit will be on a very basic level suitable when diverged from the standard ALU.

II. USABILITY

A multiplier is a foundational auxiliary module in Digital signal processing (DSP) and Arithmetic logic units (ALU). Present day age processors capacities at quick clock speeds. Along these lines, it can forcefully perform progressively fast tasks. All those activities incorporate increases, duplications, subtraction and so forth. Number of investigation is being performed on Vedic augmentation strategies. Investigation of power, size of chip and speed are the fundamental factor centered during the examination. Relative examination is likewise performed to feature the upsides and downsides of various methods to utilize Vedic increase in powerful way. To beat the engendering delay, the Vedic sutra that is Nikhilam is furthermore actualized in Vedic Multiplier. It diminishes the enormous number increase. Plan of Gabor channel dependent on Vedic science has likewise performed productive convolution.

Another strategy for amplification of marked number is offered in which Vedic multiplication is building block of its engineering. After extension of Vedic science, it is reached out to marked numbers utilizing the idea of RB number framework. It is clear that Vedic science application isn't constrained to whole number information augmentation. The research can be further reach out to marked numbers. An efficient system for squaring activity is accounted for utilizing Vedic sutra without increase activity. A multiplier less squaring technique is being accounted for regarding rapid contrasting stall's multiplier and Vedic multiplier. The utilization of Vedic calculations, a period and zone productive circuit for factorial count is accounted. A different increasingly effective methodology for multiplier design is displayed when the sizes of both operands are the greater part of their most extreme qualities utilizing convey spare viper. It is apparent that Vedic arithmetic is proficient adequate to pay key job in quick and solid calculation when contrasted with other traditional plans for increase.

Multiplier Module of 2-bit contains 4 basic AND gates and half adders in 2 quantities. First including activity is performed. In stage-II expansion is finished. At last, connection is established. The engineering is being introduced in Figure 1.

Vedic Multiplier: Our Multiplier's length is legitimately corresponding regarding emphasis, which thus prompts over the top equipment multifaceted nature, and which prompts huge power utilization and extreme deferral. In the above augmentation forms, just a single duplication process was done, all in all, the engendering postpones further increments. To beat these issues, the technique for parallel usage is considered in the proposed circuit execution, which successfully lessens multifaceted nature and increase steps.

III. URDHVA-TIRYAKABHYAM SUTRA

The multiplier relies upon the sutra "UrdhavaTiryakbhyam" of antiquated Indian ancient Vedic arithmetic. The sutra UrdhavaTiryakbhyam signifies "straight up and transversely". It is a common duplication calculation that's appropriate to all kind of bit augmentation. The $n \times n$ bit number could be summed up by this sutra. The strategy utilized is of type structure that is accurate and syntactically and their all-out yield is acquired by adding the term in one single line utilizing UrdhavaTiryakbhyam sutra [8]. This parallel strategy is being utilized for getting the incomplete item and their totals. The clock recurrence is not being reliant on the multiplier. The upside of this is it lessens the need of microchip to work at high clock frequencies,

which in turns builds preparing power. By using Vedic multiplier, the processors creators can essentially stay away from the gadget calamitous disappointment. With the expanding information and yield information transport width is since it has a significant standard structure, we can build the handling intensity of multiplier. The method utilized by this sutra, the circuit can be effectively executed on a chip of silicon. The benefit of this sutra is thought about when it is actualized for bits with higher number. The gate postponement and territory increment gradually as contrast with different multipliers for expanding in bits. Along these lines this calculation is demonstrated to be productive regarding force, reality.

[1] 2x2 bit Multiplier

For 2-bit Multiplication, we require 2-half adders and 4-AND gates. Multiplication process is defined by the following equations. [1]

$$s0 = a0b0 \dots \dots \dots (1)$$

$$s1 = x0 \text{ xor } x1 \dots \dots \dots (2)$$

$$s2 = x3 \text{ xor } x2 \dots \dots \dots (3)$$

$$s3 = x2 \text{ and } x3 \dots \dots \dots (4)$$

Multiplier 2x2 bit: The Vedic 2x2 bit multiplier's calculation is isolated into III stages. We are taking two numbers where each number has 2-bit. [2]. Now we are going to multiply these digits according to the function of each block. We use four basic AND-gates and two HALF-ADDER.




Fig. 1. 2-bit Vedic Multiplier [4]

[2] Multiplier 4 x 4bit:

4 -bit Multiplier: If we need of more bits at input. We have to differentiate the bit's number similarly into two isolates parts. How about we take 4-bit duplications, $a_3a_2a_1a_0$ and $b_3b_2b_1b_0$. The yield for the augmentation of 4-bit is composed as $s_7s_6s_5s_4s_3s_2s_1s_0$. Isolating the info bits in two sections, let say A_3A_2 and A_1A_0 for A and B_3B_2 and B_1B_0 for B. By utilizing the calculation of Vedic

augmentation, for making 4-bit multiplier, we use 4-block of 2-bit multiplier and different types of adder as shown in Fig.3. In Fig.2, the multiplication's basic structure is shown. [2]




Fig. 2 4-bit Vedic multiplier's functioning [6]




Fig.3: Vedic multiplier of 4x4 bit

IV. 64X64 BIT MULTIPLIER

We can make 4-bit multiplier using 2x2 bit and 8-bit by using 4x4bit. Using 16-bit multiplier we can achieve 32x32 multiplier and using 32-bit multiplier we can get our proffered 64-bit multiplier. The recreation after effects of the considerable number of multipliers are being displayed in the further segments. By making 64 x 64 bit Vedic multiplier, we can see the result in some nanoseconds. It's block diagram is shown in Fig.4. We have used four 32-bit multiplier and three 68-bit Kogge-Stone adder. Hence the values of the multiplier can be get from the above diagram.

Here value of S5(67:0), S6(67:0), S8(67:0), S10(67:0) and S11(67:0) can be find out using this method.

$$S5(67:0) \leq ('0' \& S3(66:0));$$

$$S6(67:0) \leq ('0' \& S2(66:0));$$

$$S8(67:0) \leq ('0' \& S4(66:0));$$

$$S10(67:0) \leq ('0' \& S1(66:0));$$

$$S7(68) \& S9(67:32);$$

$$S11(67:0) \leq ('0' \& S4(66:0));$$

In this paper we are using KOGGE STONE ADDER in spite of RIPPLE CARRY ADDER.




Fig.4: Schematic of 64*64 bit multiplier

V. KOGGE-STONE ADDER:

Carry Look-ahead Adder's advance version is Kogge-stone adder. During implementation Kogge-Stone adder consumes more area with respect to other adders, it has parallel prefix. So the carry is generated and transferred parallelly. It is the fastest adder with based on designing time. It is mostly use adders in industry. Harold S. Stone and Peter M. Kogge introduced to the world with the first Kogge-Stone Adder in 1973. The building block of 4-bit Adder presented by Kogge & Stone is shown below.[10] Parallel Prefix Adders essentially comprises of 3 phases. [11]

1. Stage-I Before -processing
2. Stage-II Process of Carry generation
3. Stage-III After-Processing

1. BEFORE -PROCESSING

$$p_i = A_i \oplus B_i \dots\dots\dots(4)$$

$$g_i = A_i \& B_i \dots\dots\dots(5)$$

2. PROCESS OF CARRY GENERATION

$$P_m:n = P_m:k \& P_{k-1:n} \dots\dots\dots(6)$$

$$G_m:n = G_m:k \text{ or } (P_m:k \text{ and } G_{k-1:n}) \dots(7)$$

Black/grey cells implement the given two equations, which will be usually used in the following discussion on prefix trees.[11]

3. AFTER-PROCESSING

It is used to compute the sum bits. The logic equation of the sum bit signals is given below. [11]

$$S_i = P_i \text{ xor } C_{i-1} \dots\dots (8)$$

Carry equation of kogge stone adder[3]

$$C_0 = G_0.P_0 \dots\dots\dots (9)$$

$$C_1 = (P_1.G_0 + G_1) + P_1.P_0 \dots\dots\dots (10)$$

$$C_2 = P_2.P_1.(G_0 + P_0) + (P_2.G_1 + G_2) \dots\dots\dots (11)$$

$$C_3 = P_3.P_2.C_1 + (P_3.G_2 + G_3) + P_3.P_2.P_1.P_0 \dots\dots (12)$$

Sum equation of kogge stone adder[3]

$$S_0 = P_0 \dots\dots\dots (13)$$

$$S_1 = P_1 \text{ XOR } C_0 \dots\dots\dots (14)$$

$$S_2 = P_2 \text{ XOR } C_1 \dots\dots\dots (15)$$

$$S_3 = P_3 \text{ XOR } C_2 \dots\dots\dots (16)$$




Fig.5: 4-bit Kogge-stone adder's block diagram [3]

VI. EXPLORATORY YIELD

The reenactment of proffered 64-bit multiplier has been done to ascertain the most minimal Way postponement for various multipliers. this segment additionally incorporates the comparative outcome investigation of Vedic propagator and recently structured enlarger. The table-1 represents the region use of proffered Vedic multiplier.

TABLE- 1: DEVICE UTILIZATION SUMMARY OF 64-BIT MULTIPLIER

	Logic Utilization		
	USE D	AVAILAB LE	UTILIZ ATION
Count of slice LUT's	1031 3	63400	16%
Count of completely used LUTs-ff pairs	0	10313	0%
Number of bonded IOB's	261	210	124%

Moreover, to demonstrate the effectiveness of our proffered Vedic arithmetic dependent 64-multiplier, the integrated report and reproduction output is being contrasted and the presently structured 64-bit multiplier utilizing an equivalent calculation. We have utilized ripple carry adder already is contrasted and the 64-bit multiplier utilizing kogge stone adder.

DELAY(NS)				
Multiplier Using	8 Bit	16 Bit	32Bit	64 Bit
Ripple Carry Adder	9.097	17.917	36.006	70.107
Kogge Stone Adder	8.467	15.831	34.693	66.276

VII. RESULTS

A. 64-bit Vedic multiplier

1) RTL view:




Fig. 6: 64-bit Vedic multiplier's RTL view

Figure 6 shows the RTL view of 64-bit Vedic Multiplier. It shows the register transfer logic view of the Unit. It consists of Vedic multiplier and KSA adder.

2) *Detailed RTL view of 64-bit multiplier:*

Figure 7 shows the RTL view of 64-bit Vedic Multiplier. It shows the register transfer logic view of the Unit. It consists of Vedic multiplier and KSA adder.




Fig.7: 64-bit multiplier's detailed view

B. SIMULATION RESULT:




Fig. 8: Vedic multiplier 64-bit's simulation result

Simulation result of 64-bit Vedic multiplier is shown in Fig.8. It has “a”, “b” as input and “c” as output signal. Output “c” is which shows the multiplication of bit “a” and “b”.

VIII. RESULT ANALYSIS:

The Proposed 64-bit Vedic Multiplier has discovered less postponement(delay), low power and high recurrence. The device use of the plan shows that the structure and be update and incorporate on a similar device.

IX. CONCLUSION

An incredibly convincing technique, for instance Urdhva-Tiryakbhyam Sutra reliant on Vedic math is used in this paper for the expansion of two 64-bit values. This procedure empowers us to plot a multiplier of any bit. From the relative assessment has generally be shown that the proffered multiplier has a prevalent pause than as of before organized multiplier of an identical bit value. As our point was to diminish the deferral for 64-bit booster and for this circumstance it is viewed as 66.276ns, so we have accomplished our point. Further we can carry on with this work to make the 128-bit multiplier using a this Vedic estimation.

REFERENCES

- [1] Amish Jais, Prasanna Palsodkar “Design and Implementation of 64-bit multiplier using Vedic Algorithm”, International Conference on Communication and Signal Processing (ICCSP-2016).
- [2] Miss Rutuja Abhangrao, Miss Shilpa Jadhav, Miss Priyanka Ghodke, Prof. Altaaf Mulani “Design and implementation of 8-bit Vedic multiplier”, International Journal of research Publications in Engineering and Technology (ISSN NO: 2454-7875). CONFERENCE Proceedings Of A National Conference on “Modern Trends in Electrical Engineering” (NCMTEE-2K17) 27 March 2017.
- [3] K. Swetha , M.Athappan “Design and Analysis of Carry Select Adder using Kogge Stone Adder”, International Journal of Innovative Research in Computer and Communication Engineering”(ISSN NO: 2320-9798). VOLUME 5,SPECIAL ISSUE 3 APRIL 2017.
- [4] K.Deergha Rao, P.V. Muralikrishna , Ch. Gangadhar “FPGA Implementation of 32 bit Complex Floating Point Multiplier Using Vedic Real Multiplier with Minimum Path Delay”; 2018,5th IEEE Uttar Pradesh Section International Conference on Electrical Electronics and Computer Engineering(UPCON).
- [5] Yashkumar M. Warkari, Prof. L.P. Thakre ,Dr. A.Y.Deshmukh “Design of 6-bit Vedic Multiplier using Vedic Sutra”, International Journal of Engineering and Technology,(ISSN NO: 2278-0181), Vol-3 Issue 4, April 2014.

- [6] C. J. Jacintha Cathrin* , C. Sheeba Joice “ Designing an Effectual Multiplier called Vedic Multiplier using Carry Look Ahead Adder”, International Conference on Instrumentation, Electrical and Electronics Engineering(ICIEEE’2017) Journal of Chemical and Pharmaceutical Sciences(ISSN NO:0974-2115)
- [7] Sneha Khobragade , Mayur Dhait “ Review on Floating Point Multiplier Using Vedic Mathematics”, International Journal of Science and research(ISSN NO:2319-7064)
- [8] Athira Menon M S , Renjith R J “ Vedic Mathematics Based Floating Point Multiplier Implementation for 24-bit FFT Computation” ,Journal of Electronics and Communication Engineering(E-ISSN NO: 2278-2834,P-ISSN NO: 2278-8734
- [9] G. Vaithiyanathan , K. Venkatesan , S. Sivaramakrishnan, S. Siva and S. Jayakumar “ Simulation and Implementation Of Vedic Multiplier using VHDL Code”,International Journal of Scientific and Engineering Research. Volume-4 issue 1 january 2013(ISSN NO:2229-5518)
- [10] R. Uma , Vidy Vijayan, M. Mohanapriya, Sharon Paul “Area, Delay and Power Comparison of Adder Topologies”, International Journal of VLSI design and Communication system
- [11] Athira.T.S, Divya.R, Karthik.M, Manikandan.A, “Design Of Kogge-Stone For Fast Addition” ,International Journal of Industrial Electronics and Electrical Engineering, ISSN: 2347-6982, Volume-5, Issue-4, April.-2017