TEST Engineering & Management

January - February 2020
ISSN: 0193 - 4120 Page No. 14225 – 14230

Phase Measurement Analysis in Field Programmable Gate Array (FPGA)

B Swapna[1,*], M Kamalahasan[2], CSA Kamaleshwari[3], S Nivetha[4], R Aparna[5], B Ramya shree[6], R Abdurrahman Jainulabideen[7]
Dr MGR Educational and Research Institute, Chennai, India[1, 2, 3, 4, 5]
*swapna.eee@drmgrdu.ac.in

Article Info
Volume 82
Page Number: 14225 – 14230
Publication Issue:
January-February 2020

Article History
***Article Received**: 18 May 2019*
***Revised**: 14 July 2019*
***Accepted**: 22 December 2019*
***Publication**: 28 February 2020*

Abstract
Phase measurement is required in electronic applications where a synchronous connection between the signals should be protected. Customary electronic frameworks utilized for time measurement are planned utilizing a traditional blended flag approach. It causes vulnerability of phase connection between the recuperated signals. To deliver the need to enroll minute phase move changes inside a FPGA, we propose a plan for phase measurement rationale center having goals and accuracy in the scope of a couple of picoseconds. The working standard depends on subsample amassing utilizing methodical examining over the phase finder flag. The phase measurement rationale can work over a wide scope of computerized clock frequencies, going from a couple of kilohertz to the most extreme recurrence that is upheld inside the FPGA texture. A scientific model is created to delineate the working rule of the structure. We likewise examined the method of the phase measurement framework. This Proposed System Implemented utilizing Verilog HDL and Simulated by Modelsim 6.4 c and Synthesized by Xilinx tool. The proposed framework actualized in FPGA Spartan 3 XC3S 200 TQ-144.

Keywords: *Phase measurement, FPGA, synchronizer, phase detector*

I. Introduction

Investigation use phase data to align and synchronize motions between various circuit components. In specific tests, for example, in high vitality material science, conservation of phase connection between basic flags all through the examination runtime is a fundamental condition. In late pattern for conservative usage of full advanced structures, reconfigurable equipment advances, for example, field-programmable gate array (FPGAs) assumes an extremely predominant job. Mainstream inertness basic correspondence connect principles utilized in HEP investigations, for example, gigabit handset and timing-trigger and control framework over detached optical system innovation are executed in FPGAs specifically. These connections convey trigger and timing data required for timestamp age and occasion building. It is basic that the inactivity basic conventions keep up steady phase contrasts in the recouped signs for the whole investigation's runtime. Fast sequential handsets of FPGA's don't keep up consistent phase move with each round of intensity cycle, reset cycle, loss of lock in the handset, firmware overhaul, or maturing of check hardware in phase locked loop (PLL). A rationale structure for phase checking ability to enlist phase move changes in the scope of 20– 100 ps is required inside the FPGA hardware. This would permit to separate the relative phase data and to recalibrate the framework when required, to keep up the consistent phase connections. A few methodologies for phase estimation have been examined in the writing. The traditional standard of utilizing the over examining system is insufficient to quantify a relative phase contrast between the two high-recurrence timekeepers inside a FPGA texture, whose recurrence surpasses as far as possible upheld by the texture (<500 MHz). One of the arrangements as referenced in progress. This to test it remotely utilizing anAnalog to Digital converter (ADC) and afterward feed it back to the FPGA for calculation. In any case, the procedure needs an extra equipment to gauge the phase contrast of the inner advanced timekeepers. Without the utilization of extra equipment, a phase estimation approach had been proposed utilizing the dynamic phase arrangement (DPA)highlights of the FPGA PLLs. The disadvantage of the technique is the accomplished goals, which is constrained to the 1/eighth of the voltage controlled oscillator (VCO) recurrence.

The traditional guideline of utilizing the over testing strategy is insufficient to quantify a relative phase distinction between the two high-recurrence timekeepers inside a FPGA texture, whose recurrence surpasses the most extreme cutoff bolstered by the texture. One of the arrangements as referenced underway is to test it remotely utilizing a Analog to Digital Converter (ADC) and after that feed it back to the FPGA for calculation. Be that as it may, the system needs an extra equipment to gauge the phase contrast of the inner computerized timekeepers. Without the utilization of extra equipment, a phase estimation approach had been proposed and utilizing the dynamic phase arrangement (DPA) highlights of the FPGA PLLs. The disadvantage of the strategy is the accomplished goals, which is constrained the voltage controlled oscillator (VCO) recurrence.

II. Objectives

We present another methodology for exact phase estimation in a FPGA utilizing subsamples gathered by the precise examining over XOR-based phase detector (PD) flag. The XOR-based PD presents the least planning jitter in light of the straightforwardness of its structure.

III. Proposed system

We present another methodology for precise phase estimation in a FPGA utilizing subsamples gathered by the methodical testing over XOR-based phase identifier (PD) flag. The XOR-based PD presents the least planning jitter in light of the effortlessness of its structure. It is realized that utilization of sub examining strategy causes phantom spillage. Be that as it may, in our application, the utilization of averaging strategy for the phase estimation makes it less defenseless to meddle with the outcomes. A scientific model is detailed to clarify the working rule of the phase estimation strategy. The proposed system is reasonable to build a rationale center for relative phase estimation between tickers having low to exceptionally high frequencies with exactness, precision, and goals in the scope of a couple of picoseconds.

IV. Experimental Analysis

4.1 Description

The thought of "phase" is generally connected with occasional or rehashing signals. With these signs, the wave shape consummately rehashes itself each time the time of reiteration passes. For occasional signs one can think about the phase at a given time as the partial segment of the period that has been finished. This is normally communicated in degrees or radians, with full cycle fulfillment comparing to 360 or 2π radians. Therefore, when the cycle is simply starting, the phase is zero. At the point when the cycle is half finished, the phase is half of 360, or 180. It is imperative to take note of that if phase is characterized as the bit of a cycle that is finished; the phase relies upon where the start of the cycle is taken to be. There is no all-inclusive concurrence on the most proficient method to determine this start. For a sinusoidal flag, likely the two most regular presumptions are that the beginning of the cycle is the time when the greatest esteem is accomplished, and the time when the negative to positive zero-intersection happens. Supposition is basic in numerous hypothetical medicines of phase, and consequently is received in this section. It ought to be noted, in any case, that suspicion has a few advantages from an estimation point of view, in light of the fact that the zero-intersection position is simpler to quantify than the most extreme.

The estimation of phase is imperative in practically all applications where sinusoids multiply. Numerous methods have subsequently

January - February 2020
ISSN: 0193 - 4120 Page No. 14225 – 14230

been formulated for this estimation. A standout amongst the most clear estimation techniques is to straightforwardly quantify the partial piece of the period that has been finished on a cathode-ray oscilloscope (CRO). Another methodology, which is especially valuable when a lot of commotion is available, is to take the Fourier change of the flag. As per Fourier hypothesis, for a sinusoidal flag, the vitality in the Fourier change is aggregated at the recurrence of the flag; the underlying period of the flag (i.e., the phase at time, t = 0) is the period of the Fourier change at the purpose of this vitality fixation. The estimations of introductory phase and recurrence got from the Fourier change can then be utilized to conclude the period of the flag for any estimation of time.

4.2 Phase calculation

Ordinarily utilized arbitrary testing for flag handling holds no synchronous connection between the testing clock and the reference clock used to drive the rationale flag. In this paper, we have utilized the idea of methodical examining technique to test the phase data flag or the XORed flag. The fundamental condition for having deliberate examining is to keep up a synchronous connection between the testing clock (SAMPLE CLK) and the reference clock (CLK1).Since we are methodically enlisting just a piece of the conceivable example set, we allude to the gathered examples as "subsamples." Here, the movement through the subsamples is cyclic, which implies that the subsample begins rehashing itself after each _th component in the chose test outline.



Figure 1. Proposed system block diagram

The cyclic vector of subsamples S of request _ is spoken to as

S = {s0, s1, s2. . . s_−1}, at that point the connection between s_ = s0 holds. S shapes a subset of the chose inspecting outline or the example populace vector P of size N. To signify this numerically, S ⊂ P where _ < N. From the isometric property of precise examining on the XORed flag, the produced test populace vector (P) comprises numerous arrangements of the cyclic vector of subsamples, S, that rehashes itself and are isomorphic to each other. The quantity of subsets of S conceivable from an aggregate of P is communicated as the recurrence proportion of the reference clock to the inspecting clock, given. The recurrence proportion is diminished to its easiest

Published by: The Mattingley Publishing Co., Inc.

January - February 2020
ISSN: 0193 - 4120 Page No. 14225 – 14230

structure given by _: _, with the end goal that the best regular divisor between the two components is one and the two elements have a place with the arrangement of normal numbers (N). This is communicated in the structure Fs. F = _, where gcd(_,_) = 1 and {_,_} ∈ N. It expresses that the _ special subsamples of the XORed flag are enlisted by the testing clock inside the _ cycles of the deliberate reference clock. We allude to the proportion of _/_ as the examining interim. The examining time frame (Ts) is corresponding to the inspecting interim. The hate phase adding machine is touchy to phase extent varieties inside the scope of [0 − T/2], as can be derived. To enlist the littlest phase contrast of tθ , the base number of components required in the subsample cyclic vector (S).

The examining of CLK1 and CLK2 with SAMPLE CLK includes no concurrent clock space crossing that can offer ascent to metastable yield. Thus, synchronization register chain or synchronizer is utilized for metastable flag to settle down.

Field Programmable Gate Array (FPGA) is a computerized integrated circuit (IC) comprises of a lot of configurable logic block (CLB) islands installed inside an ocean of configurable interconnects to associate them to one another and to the information/yield (I/O) cells. The originator can utilize the programmability property of these rationale squares and interconnects to build a particular plan. Interior designs of the FPGA gadgets are contrasting from producer then onto the next maker and furthermore vary a smidgen starting with one arrangement to another arrangement of a similar producer. Be that as it may, by and large there is a nonexclusive engineering for all FPGAs.

The moved clock inspecting technique is a compelling time interjection conspires for a huge channel check TDC framework on a FPGA as its preferences of little rationale asset utilization, uniform container widths, harshness to temperature and power supply voltage. The bottleneck of the plan is the clock synchronization on the off chance that one needs to accomplish practically identical TDC goals with the postponed information inspecting technique. In this paper we propose two novel structures, called multi-phase timed ultra-rapid time counter, to defeat the bottleneck with the goal that the capability of the clock the board asset of the present FPGA could be completely used.

1. Simulation result



Figure 2.Phase counter output

Published by: The Mattingley Publishing Co., Inc.



Figure 3. Phase Detector view



Figure 4.Simulation output for phase measurement in FPGA

We have seen the output for phase value computation block parameters alpha, beeta, theeta. Hence phase measurement done in FPGA with the Xilinx tool. Here we can get output in both decimal numbers and phase signals as waveform of pulse.



Figure 5. Two signals with a relative phase difference of φ between them.

The above figure shows the phase shift between two sinusoidal signals which has amplitude in y axes and time in x axes. This is the sample signal to mention the phase shift between two or more signals.

V. Conclusion

We have examined the improvement of a touchy phase location rationale center for FPGA, having accuracy, exactness, and goals in the scope of a couple of picoseconds. This can be utilized inside FPGA as an observing gadget of phase connection between computerized clock beats, with no extra hardware. The structure is modularized in a way that enables planners to adjust diverse parts for additional vigor of the structure, as supplant XOR-based PD with other phase comparator. The idea of utilizing efficient testing for subsample accumulation can likewise be stretched out to outline complex simple area issue to advanced space.

REFERENCES

[1] Jubin Mitra, Tapan K. Nayak, “An FPGA-Based Phase Measurement System,” IEEE Transactions On Very Large Scale Integration (Vlsi) Systems, Vol. 26, No. 1, January 2018.

[2] J. Mitra et al., “GBT link testing and performance measurement on PCIe40 and AMC40 custom design FPGA boards,” J. Instrum., vol. 11, no. 3, p. C03039, 2016.
[3] X. Liu, Q.-X. Deng, and Z.-K. Wang, “Design and FPGA implementation of high-speed, fixed-latency serial transceivers,” IEEE Trans. Nucl. Sci., vol. 61, no. 1, pp. 561–567, Feb. 2014.
[4] S. Lu, P. Siqueira, V. Vijayendra, H. Chandrikakutty, and R. Tessier, “Real-time differential signal phase estimation for space-based systems using FPGAs,” IEEE Trans. Aerosp. Electron. Syst., vol. 49, no. 2, pp. 1192–1209, Apr. 2013.
[5] D. Trebbels, D. Woelki, and R. Zengerle, “High precision phase measurement technique for cell impedance spectroscopy,” J. Phys., Conf. Ser., vol. 224, no. 1, p. 012159, 2010.
[6] L. Rong et al., “FPGA-based amplitude and phase detection in DLLRF,” Chin. Phys. C, vol. 33, no. 7, p. 594, 2009. [7] A. Hidvégi et al., “FPGA based phase detector for high-speed clocks with pico-seconds resolution,” in Proc. IEEE Nucl. Sci. Symp. Med. Imag. Conf. (NSS/MIC), Oct./Nov. 2013, pp. 1–4.
[8] D. W. Kuddes, “Method and system for aligning the phase of high speed clocks in telecommunications systems,” U.S. Patent 5 638 410, Jun. 10, 1997.
[9] H. Choi, A. V. Gomes, and A. Chatterjee, “Signal acquisition of high-speed periodic signals using incoherent sub-sampling and backend signal reconstruction algorithms,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 7, pp. 1125–1135, Jul. 2011.