

Quasi Z-Source Resonant DC-DC Converter with Improved Voltage Gain

¹F.X Edwin Deepak, ²N. Chandrasekaran, ³J.E Moshe Dayan, ⁴A. Jerman Shiyamala

^{1,3}Assistant Professor, EEE Department, PSNACET

²Professor, EEE Department, PSNACET

³PG Student, EEE Department, PSNACET

Article Info

Volume 82

Page Number: 10675 -10680

Publication Issue:

January-February 2020

Abstract

A dc- dc resonant quasi z-source converter is proposed. The key features are high step-up / step-down ratio, high efficiency, low system voltage tension, and soft-switching, i.e. turn-on ZVS for all switches, and turn-on and turn-off ZCS for all diodes in both buck / boost operating state. The main switch also operates in the lower resonant while in the upper resonant the active clamp switch operate to maintain the zero voltage switching (ZVS) condition for the main switch and there are small switching losses. The transformer's leakage inductance was used to create the clamp capacitor resonant circuit. Low input current ripple produced by using a boost circuit at the input of the converter ideal for applications in fuel cells. Over a wide load range, the proposed converter accomplishes ZVS for switches and zero current switching (ZCS) for diodes. Device voltage without any snubber circuit is also clamped.

Keywords: Quasi z-source resonant converter, active clamp circuit, voltage doubler circuit

Article History

Article Received: 18 May 2019

Revised: 14 July 2019

Accepted: 22 December 2019

Publication: 19 February 2020

1. Introduction

Many inexhaustible originate, such as photovoltaic (PV) board and fuel cell stacks (FC) have low-voltage and high-current properties and require low-current ripples [7]. The use of these power sources includes a DC-DC converter with voltage isolation, low input current ripple, and high step-up ability that lead to high output. High switching frequency is thus the basis for a high-power density transition. For example, high frequency switching messes up, high loss for power, high voltage or current spikes, and all called electromagnetic interference (EMI). Soft-switching operation is used in DC-DC converters to wipe out these issues. An additional switch is attached to a standard DC-DC converter to provide a soft switching state. To maintain a soft switching state, an auxiliary switch is attached to a standard DC-DC converter. It is possible to classify the converters used for sustainable power assets into two critical classes that are current-fed

and voltage-fed converters. Both high-power and low-voltage applications, such as FC's and PV's, these converters are increasingly reasonable. For current-fed converters, the most common topologies are full-bridge, half-bridge and push-pull converters [8].

2. Quasi Z-Source Resonant Converter

The circuit of input boost contains L_B boost inductor [3] and S_1 switch. The beginning side of a transformer's leakage inductance is illustrated as L_K and C_1 and L_K 's leakage inductance is provided to the resonant circuit. The Active [10]clamp circuit is a C_2 and S_2 configuration. The diodes D_1 and D_2 make a full wave rectifier on the secondary side of the transformer, which makes the voltage double circuit capacitors C_{o1} and the balance of C_{o2} [12].

Quick diodes are a little longer in view of the ZCS on the output diodes. In addition, load resistance is shown separately as R_L . N_1 and N_2 are the transformer's primary and secondary proportions. "N" is defined as $n = N_2/N_1$. F_s and F_r are independently alternating frequency and resonant frequency. Figure 1 displays the planned converter circuit




Figure 1: Quasi z-source resonant converter

Resonant converters that are acceptable for high-voltage and high-frequency functions are suggested in LLC. To achieve high voltage, the transformer's magnetizing inductance needs to be low, which increases magnetizing current and higher conductivity and core losses. A quasi z-source resonant (QZSR) current-fed half-bridge [4] is favored in figure 1. A traditional boost converter is replaced with an active clamp circuit [11]. There is soft switching for the converter to accept the active clamp circuit. A high-frequency transformer delivers galvanic isolation and increases the income voltage. In addition, the reverse recovery problem of the output diode was disposed of by a voltage doubler circuit at the yield and twice the voltage gain. In addition, the converter works in a quasi z-source [5] resonant state. In this circumstance, the current stress and loss of switches will be reduced to their base value, while the pulse width modulation (PWM) method can still restrict the converter [1]. As a matter of fact, the proposed converter embraces the resonant converter's soft-switching efficiency, and the conventional PWM converter's effortless control and use. By reducing the exchange loss of the proposed converter, it works at a higher frequency of switching. The quantity of parts is also small. Subsequently, the volume and weight of the present converter will be drop and its power density will be rise. In a wide range of load variety, this converter retains soft switching, but switches suffer the ill effect of high current pressure switches.

3. Circuit Operation

Six interims represent the operation of the proposed converter. Significant currents and voltage bend are concocted and working circuit process is appearing in fig 2. S_2 is switched ON at the time prior to t_0 . It is agreed that the input current is worth I in view of the fact that the inductance L_B is high enough to improve the current wave of input. The other statement that C_2 voltage has a constant value of V_{C2}

Interim I [$t_0 \sim t_1$]

Appearing in t_0 , S_2 explode off and compares input and current transformer charges and releases separately parasitic capacitor of S_2 and S_1 . The current pass forward by the switch S_1 's body diode from that point. For whatever length of time this current runs along body diode, voltage is zero cross-sectional over S_1 . In order to accomplish ZVS, gate signal can be applicable at the entrance. This transition will be done when the S_1 extends to zero reverse current.

Interim II [$t_1 \sim t_2$]

Appearing in t_1 , the switch S_1 [13] current changes its path and passes along the switch on the grounds that in the past interim S_1 has been switched ON. I circulated via $s1$ and source and V_{in} input charges L_B . The voltage V_{o2} has been added to the C_1 and L_k after t_0 by transformer primary winding. I_{Lk} drops to zero and the interval ends. The D_2 performance is performed. So:

$$-i_1 = \frac{-\frac{V_{o2}}{(n-V_{C1})}}{L_K} d_1 T_s \quad \dots\dots\dots (1)$$


$$d_1 T_s = t_2 - t_0 \quad \dots\dots\dots (2)$$

V'_{C1} is voltage of capacitor C_1 at the time t_0


Interim III [$t_2 \sim t_3$]

Appearing in t_2 , changes in the transformer current bearing and voltage of the output capacitor C_{o1} are transmitted to the beginning side of the transformer by means of a transformer, and C_1 and L_k resonance. Once I_{Lk} reaches zero, this period will be done. During this interim, the input inductance current over the input inductance L_B is increasing due to V [6]. In view of changing the transformer current in this interim, the secondary current bearing is too modified, so that D_1


leads to the doubler output circuit and provides the C_{O1} [9] output capacitor.




Interim I




Interim II




Interim III



Interim IV



Interim V



Interim VI

Figure 2: Working Methods of QZSR dc-dc converter

Interim IV [$t_3 \sim t_4$]

The interval begins at the point where the transformer current falls to nil. Capacitor C_1 and inductor L_k converts power to output and converter's activity goes to irregular conduction mode (DCM). Voltage over the transformer and capacitor C_1 reach to V_3 , yet the current of S_1 remainder I_{in} in whole this interim and the power supply charges the inductor L_B . In view of the graph

appeared in figure 2 by request volt-second equalization to the transformer's primary turn:

$$d_1 V_1 + d_3 V_3 = d_2 V_2 \dots \dots \dots (3)$$

The diodes are switched OFF at the output as the secondary current is zero. So supply the heap in this interim output capacitor (C_{o1} and C_{o2}).

Interim V [$t_4 \sim t_5$]

Appearing in t_4 , S_1 turns OFF and input contrast and transformer charges current and releases individual S_1 and S_2 parasitic capacitors. The current pass by the switch S_2 's body diode and charges C_2 . The voltage across s_2 is zero as soon as the body diode is conducted and the pulse of the gate can be put in to accomplish ZVS. For output, D_2 conducts and delivers capacitor output C_{o2} . This intermediate will wrap up at the point where S_2 switch current hits zero.

Interim VI [$t_5 \sim t_6$]

At the point where S_2 's body diode current stretches to zero, it's heading changes, and it passes through the S_2 switch that was switched on in the past interim. The transformer current is raising much the same as in the past. After t_4 , capacitor C_1 has been charged as input constant current flows through the transformer. This cycle is ended by the exit of the S_2 pulse gate. In the time between t_4 and t_6 , the transformer current rises directly from 0 to i_1 .

4. Theoretical Analysis

4.1. Comparison of switching depletion in resonance behavior above and below

The switch's turn-off and conductive dissipation can be determined by subsequent relationships

$$P(\text{turn-off}) = 1/2 V(\text{turn-off}) I(\text{turn-off}) (t_r / T_s) \dots \dots \dots (4)$$

$$P_{\text{conduction}} = R_{\text{on}} I_{\text{rms}}^2 \dots \dots \dots (5)$$

Where $V_{\text{turn-off}}$ and $i_{\text{turn-off}}$ are the voltage and the switch's current at turn-off minute, separately and t_r and t_s is the switch's up time and switching time. t_r is limited to the switch's features, but $V_{\text{turn-off}}$ and $I_{\text{turn-off}}$ rely on the converter's features. R_{on} is the switch's conductive obstruction. So you can accumulate switching losses coming out of:

$$P_{\text{switching}} = P_{\text{turn-off}} + P_{\text{conduction}} \dots \dots \dots (6)$$

4.2. ZVS Condition

$$I_{s2}(t_4) = i_{lk}(t_4) - i_{in}(t_4) = i_1 - I_{in} = I_{in} \dots \dots \dots (7)$$

In S_1 's body diode current is consistently I_{in} , so this implies ZVS for switch S_2 accomplished for all heap runs ($i_1 = 2I_{in}$ will be seen in the next area). At t_0 when S_2 turns off, I_{in} and i_{lk} compromises pass through S_1 's body diode.

$$C_{\text{oss, total}} = C_{\text{oss, } S1} + C_{\text{oss, } S2} \dots \dots \dots (8)$$

Coss is a parasitic switch capacitor along these lines.

4.3. Input current

The switch $s1$ is turned on by DTs during this period and V_{in} is the voltage crosswise over L_B . The current wave of feedback is as follows:

$$\Delta i_{in} = \frac{V_{in}}{L_B} DT_s \dots \dots \dots (9)$$

4.4. Voltage and current stress of semiconductors

As declare earlier, C_1 voltage is consistent between t_3 and t_4 . Turn voltage S_1 rises straight to its height, and then turns off, and S_2 turns off. From that point on, the sinusoidal voltage of S_2 decreased to t_3 . When switches work in ZVS mode, turn-on losses may be ignored while turn-off losses remain.

5. Simulation

The new structure is used to strengthen the downsides of the current framework and to address them. The programming of PLECS / Simulink was recreated in the new application circuit outline and shown in fig 3.




Figure 3: Simulation diagram of quasi Z-source resonant converter

The input voltage is 24V, and by boosting performance, the output voltage is raised to 212V and appears in fig 4.




Figure 4: Input and the Output voltage of the boost converter.

The current ranges of the leakage inductor and the voltage levels across the capacitor were shown in fig 5.




Figure 5: Current and voltage of leakage inductor and capacitor.

I_{Lk} 's current is very well seen as zero in some interims, so the converter works in the resonance below as stated earlier. The voltage of the C_1 capacitor is not stable resulting in a slight deviation from the switch voltage. This can be seen in Figure 6.




Figure 6: Current and voltage of switches S_1 of QZSR converter

Because of the variety of C_1 voltage, the voltage over the switches does not appear to be consistent. fig. 7 explains the current and voltage level of the D_1 diode [12].




Figure 7: Current and Voltage of output diode D

The voltage gain of the proposed framework is 314V on the duty cycle of 0.45. Thus the diagram of voltage gain is shown below fig 8.




Figure 8: Voltage Gain Vs Duty Cycle.

The Output is enhanced over the current system and power Vs efficiency plots the waveform. The power and efficiency levels are expanded linearly. The waveform is shown in fig 9.




Figure 9: Power Vs Efficiency

References

- [1] Axelrod, B, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/ switched-inductor structures for getting transformer less hybrid DC-DC PWM converters," IEEE Trans. Circuits Syst. I Reg. Papers, vol. 55, no. 2, pp. 687-696, Mar. 2008.
- [2] Andrade, A.M.S.S., and Guisso, R.A.: 'Quasi Z-source network DC-DC converter with different techniques to achieve a high voltage gain, Electron. Lett., 54,(11), pp. 710-712, 2018
- [3] Ahmed H.F., H. Cha, S. Kim, and H. G. Kim, "Switched-coupled-inductor quasi-z-source inverter," IEEE Trans. Power Electron., vol. 31, no. 2, pp. 1241-1254, Feb. 2016.
- [4] Honarmand, S., Rajaei, A., Shahparasti, M., Luna, A. and Pouresmaeil, E., 2019. A Modified Partial Power structure for Quasi Z-Source Converter to Improve Voltage Gain and Power Rating. Energies, 12(11), p.2139.
- [5] Haji-Esmaili, M.M., Babaei, E. and Sabahi, M., 2018. High Step-Up Quasi-Z Source DC-DC Converter. IEEE Transactions on Power Electronics, 33(12), pp.10563-10571.
- [6] Hu X., and C. Gong, "A high gain input-parallel output-series DC/DC converter with dual coupled inductors," IEEE Trans. Power Electron., vol. 30, no. 3, pp. 1306-1317, Mar. 2015.
- [7] Liang T. J., S. M. Chen, L. S. Yang, J. F. Chen, and A. Ioinovici, "Ultra-large gain step-up switched-capacitor dc-dc converter with coupled inductor for alternative sources of energy," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 4, pp. 864-874, Apr. 2012.
- [8] Luo F. L., and H. Ye, "Positive output multiple-lift push-pull switched-capacitor Luo-converters," IEEE Trans. Ind. Electron., vol. 51, no. 3, pp. 594-602, Jun. 2004.
- [9] Shindo Y., M. Yamanaka, and H. Koizumi, "Z-source DC-DC converter with cascade switched capacitor," in Proc. 37th Annu. Conf. IEEE Ind. Electron. Soc. (IECON), 2011, pp. 1665-1670.
- [10] Tang Y., T. Wang, and Y. He, "A switched-capacitor-based active-network converter with high voltage gain," IEEE Trans. Power Electron., vol. 29, no. 6, pp. 2959-2968, Jun. 2014.
- [11] Wu G., X. Ruan, and Z. Ye, "Nonisolated high step-up dc-dc converters adopting switched-capacitor cell," IEEE Trans. Ind. Electron., vol. 61, no. 1, pp. 383-393, Jan. 2015.
- [12] Zhou L. W., B. X. Zhu, Q. M. Luo, and S. Chen, "Interleaved non-isolated high step-up DC/DC converter based on the diode-capacitor multiplier," IET Power Electron., vol. 7, no. 2, pp. 390-397, 2014.
- [13] Zhu M., K. Yu, and F. L. Luo, "Switched-inductor Z-source inverter," IEEE Trans. Power Electron., vol. 25, no. 8, pp. 2150-2158, Aug. 2010.