

Survey on VLSI Architecture for Lifting based Discrete Wavelet Transform in Image Processing Applications

K.Yugandhar, Assistant professor, Department of ECE, SRKR Engineering college

D.VenkataSekhar, Professor, Department of IT, Annamalai University

M.Kamaraju, Professor, Department of ECE, Gudlavalleru engineering college

Article Info

Volume 82

Page Number: 8712 - 8717

Publication Issue:

January-February 2020

Abstract:

Nowadays all over the world follow the high resolution images and videos in domestic and commercial applications. In this high resolution applications memory usage is very high especially 3D images for transmitting and receiving and also bandwidth requirements are very high. These type of processing required more processing time and also required more power. The Discrete Wavelet Transform(DWT) is one of the technique to solve the problems in image processing.. This paper is a survey on VLSI Architecture for image compression through Lifting Based Discrete wavelet transform. The more number of techniques are proposed on DWT in early years among them lifting scheme is more efficient compared to conventional DWT in power and area considerations These lifting architectures give a perfect solution with efficient hardware utilization and less memory usage.

Article History

Article Received: 5 April 2019

Revised: 18 Jun 2019

Accepted: 24 October 2019

Publication: 08 February 2020

Keywords: Discrete wavelet transform, lifting scheme ,VLSI Architecture.

I. INTRODUCTION

Discrete Wavelet transform is one of the transforming technique for image and video transmission. It is used in many signal processing applications like medical image processing, food processing industries, numerical analysis, speech processing and multi resolution applications etc.

In this mathematical analysis is help to solve many solutions in computer graphic applications. The first wavelet is introduced in 1990 by Alfred Haar At the time it called as Haar Wavelet in this function the image reconstruction is poor display and sound is also rugged.

After some years the John Little wood, work and develop frequency with time analysis. In 1970 to 1980 these wavelet theory is adopted by signal

processing and image processing applications it is called as sub band coding theory in JPEG2000 Standards. In this method the frequency band is first divided into two levels high frequency and low frequency with down sampling, same way it is repeated up to single frequency component and it required more hardware and memory for storing the intermediate frequency components and also increase the design cost. This architecture is not reach the design considerations in high speed and low power applications in image and video processing. To solve all the design considerations research is happened in DWT, it introduce a new Method is lifting scheme. Lifting is the second generation of Discrete wavelet transform and basically it is better than conventional DWT in power and area considerations. Below figure shows the basic lifting scheme.




Figure: basic architecture of lifting scheme

- Splitting step -1:

Odd signal = O_i

Even signal = E_i

Present input signal = $O_i^{(0)} + E_i^{(0)}$

Input signal is x

$$O_i^{(0)} = x_n + 1$$

$$E_i^{(0)} = x_n$$

- First lifting step -2:

$$\text{Predict: } O_i^{(1)} = O_i^{(0)} + A \times [E_i^{(0)} + E_{i+1}^{(0)}]$$

$\therefore E_{i+1}^{(0)}$ is one time delay of $E_i^{(0)}$

$$\text{Update: } E_i^{(1)} = E_i^{(0)} + B \times [E_i^{(1)} + E_{i+1}^{(1)}]$$

E is update of odd signal

- Second lifting step -3:

$$\text{Predict: } O_i^{(2)} = O_i^{(1)} + C \times [E_i^{(1)} + E_{i+1}^{(1)}]$$

$$\text{Update: } E_i^{(2)} = E_i^{(1)} + D \times [O_{i-1}^{(2)} + O_i^{(2)}]$$

- Scaling step -4:

$$\text{High pass } O_i = O_i^{(2)} / k$$

$$\text{Low pass output } E_i = k \times E_i^{(2)}$$

A, B, C & D are lifting coefficients and k is scaling factor.

The basic structure is start with divide the given input sequence into two parts even and odd signals further it can be predict and update with filter

coefficients show in above. The filter outputs are scaled by a factor of K . The filter coefficients and scaled factors are signed floating point values for compression of image in Jpeg2000 standards. by using this lifting scheme the multipliers is reduced by 50% and adders are reduced by 30% without data loss compare to convolution method. Show in the above equations the filter coefficients in 5/3 or 9/7 filters in lifting scheme are signed floating point values and also each pixel is combination of floating point and real values, the processing needs conversion into fixed integer and again convert into binary . in this connection number of techniques are developed with less propagation delay with efficient hardware, To achieve these design considerations the shift registers play important role. Paper Organization section-I introduction, section-ii literature survey section-iii conclusion, section-iv references.

II. LITERATURE SURVEY

Keshabprathi et al[1]. This paper proposes two types of folded VLSI architectures are bit level folded architecture and word level folded architecture. The word level architecture computing the discrete wavelet transform (DWT) using high pass and low pass filters. This architecture has low latency and minimum size of the registers. Bit level architecture reduce the hardware with minimum latency, it required additional control circuit for routing and inter connections and also increase the total path delay. The Mohan viswanathg et al [2]. The author's work on the basic filter structure, he propose three types of architectures which is used for computing 1-Dimensional DWT, and it reduce the computational cycles and also reduce the area . These architectures needs the extra multiple accumulators for processing of even and odd signals .They discuss hybrid architecture, by combining the systolic and parallel filters for computing the N^2 -point 2-Dimensional DWT. This method is not suitable for multi resolution applications.

After Mohan work the Kishore Andra et al. [3] In this work propose new architecture of fixed point conversion of coefficients level 1-D & 2-D DWT with minimum hardware, this architecture is increase the delay. Chao-tsunghunag et al[4] This architecture reduce the hardware constrains like adders 14 to 8, registers 7 to 4 and multipliers 9 to 4. It reduce the arithmetic critical path delay. This work is an extension by Cheng-yixiong et al[5]. This work is an extension of Chao-tsung Huang et al, it reduces critical path delay and pipelining registers used in 1-D architecture, and also reducing the number of temporal buffer which is in 2-D DWT. In this work it uses more hardware for processing of 1-D as well as 2-D DWT and also it requires additional circuit for coefficient modification.

Karim G. Oweiss et al[6]. In this paper introduce a new method B-spline based DWT which is same as lifting scheme. The decomposition is same as lifting scheme it uses shift and add operations. This architecture reduces the memory and number of multiplications in 1-D DWT with help of coefficients modification. In this sequential approaches need less hardware. the signed floating point values are fixed with 6 bit integer it required additional multiplexer and control logic for redirect the coefficients it leads to increase the critical path delay and also speed is not improve. Guangming Shi et al[7]. He propose a folded architecture the first stage high pass signals are feedback to the input of second stage for continuous process of inputs it leads extra memory. In this work adopt basic lifting architecture and modified with pre-calculation, based on the filter coefficients with help of multiplexers, the coefficients are signed floating point values And they adopts binary conversion technique. It uses shift and add operation for multiplications. In this work the intermediate data is processed in sequentially it leads to increase the critical path delay and it required extra multiplexer circuit.

Jinook song et al.[8] The author proposes a new 2-Dimensional image processing architecture it has row processing and column processing unit each pixel is processed parallel of same adjust row and column data. This method eliminate the all transpose buffers in 2-D DWT. The proposed method is feedback approach for computing the lifting structure. All the multiplications are done in parallel after the results are added in serial way. This architecture reduce the critical path delay, increase the registers and control complexity is more in the 1-D DWT.

Basant K. Mohanty et al [9]. This architecture remove all the integer rounding problems for better hardware and save the memory by replacing the buffers with ram registers, this also new architecture of 1-D DWT, They process four decomposition level simultaneously and connect pipeline structure with one to another this technique increase the critical path delay and it needs synchronization. This architecture uses more number of i/o pins compared to previous architecture and also increase the slice delay product. Wei zhang et al [11] propose An efficient VLSI architecture for lifting-based discrete wavelet transform In this work the processing mathematical equation are modified with associate law intermediate data of coefficients are calculated before and save in the temporal buffers. It reduces the number of transposing buffer. The proposed parallel scan method is adopted in 2-D architecture, it is very simple compared to flipping architecture from early work. But increase the number of data registers.

Basant K. Mohanty et al[12]. In this work uses less memory for lifting scheme of 2-D DWT ($4N+8P$) words this architecture produce less area-delay product compared to previous work. The time delay is reduced $2T_A$ to T_A for the process of addition operation. The 1-D N -point DWT computes in $N/2$ cycles. Utilization of adders are high and increase the number of input and output pins. This architecture is best for high data rate applications.

Chih-hesan et al [13]. This lifting based architecture adopts Euclidean algorithm which is filter coefficients are converted signed floating point into signed four bit fractional value it reduce the data path latency and low memory. They propose interlaced Read San algorithm for 2-D DWT it produce two outputs at a time and at each clock cycles process tow pixel simultaneously. This architecture better for hardware utilization and processing time of the image ($N \times N$) compare to previous methods. Basantkumarmohnatyet al [14]. In this two new techniques are proposed for row and Colum processing. The data is parallel processed .The separated lifting scheme is not consider the intermediate values of every lifting step ,it will confirm its lifting computation . These methods are reduce the delay and register complexity. this architecture needs scheduling scheme for both row and Colum processors. In the separated lifting scheme (SLF) Delay is more because of the present data of lifting is depending on the previous data.

Ananddarji et al[15]. In this work the lifting stages are processed by parallel with modified data paths. The second stage of lifting coefficients calculation eliminate the first stage coefficients thus the critical path delay is reduced in 1-D DWT. The Z scanning method is proposed for 2-D DWT With help of row processing and Column processing, operates in parallel it will produce less latency. This work is efficient for hardware utilization but it increase the size and count of the internal registers and it requires more area.

Ananddarji et al[16]. Author propose a multiplier less architecture with new Z scanning method for lifting scheme based two dimensional discrete wavelet. He adopts shift and add operation it reduces the critical path deal in 1-D level. In 2-D level the Z scanning method decreasing the transposition registers and latency.

This method is best compared to line based, block based and direct method for achieving low power. In

this connection the Column processor and row processors are executed sequentially with clock cycles in 2-D Level it leads to increase the path delay. The lifting coefficients are processed serially it increase the path delay also increase the hardware components adders and registers in 1-D level.

B.K.N ,Srinivasa Rao et al.[17] In this work the processing of wavelets with less clock cycles. The pipeline stages produce less critical path delay, according to their results the 1-D level adopts shift and add method with modified coefficients of first stage and fifth stage pipeline. In 2-D level they are use strip based scanning technique, it requires rearrangement unit for computing sub bands. The shift and add method increase the total number of adders and also increase the area compare to previous work .Mohad tausif [18] In this the image is segmented and each segment is processed with help of overlap add method. This method adopts the SFWF based DWT. It reduce the memory size of intermediate data, in this technique each sample signals are divided into 4- parts for computing ,it leads increase the area and power.

Rakesh Biswas et al.[19] In this propose parallel-pipelined approach achieves less area and high speed with High rate PSNR of multi- level 3D –DWT, the modified lifting equations produce less arithmetic operations in 1-D DWT by using shift and add operations produce less critical path delay and this architecture no achieve the latency and hardware complexity. Karthikeyan R et al[20]. In this shift-add method use for 1-D DWT of five stage pipeline which is reduce the critical path delay. In this rearrangement circuit is needed for five stage pipelining in 3-D DWT it increase the overall hardware complexity.

Poulami Jana et al.[21] They are use basic lifting architecture with two different images and find the object like water marks with help of new algorithm. The lifting coefficients are modified based on the water marks. In this work if watermarks are not

available in the image the processing elements produce not useful data.

III. CONCLUSION

In this paper study on VLSI Architecture for lifting based 1-D, 2-D, and 3-D discrete wavelet transform. The most of the authors design new architectures proposed in 1-D DWT based on lifting coefficients, data paths and lifting level. In 2-D based design propose different new architectures based on row and column processors with different data scanning methods.

This survey is use full for design new architecture for 3-D based discrete wavelet transform with less hardware and low area in high resolution image and video processing applications.

IV. REFERENCE

1. K. Parhi and T. Nishitani, "VLSI Architectures for Discrete Wavelet Transforms *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, Vol. 1, No. 3, pp. 191–202, JUN 1993
2. M. Vishwanath, R.M. Owens, and M. J. Irwin, "VLSI architectures for The Discrete Wavelet Transform," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, Vol. 42, No. 5, PP. 305–316, MAY 1995
3. K. Andra, C. Chakrabarti, and T. Acharya, "A VLSI Architecture For Lifting-Based Forward and Inverse Wavelet Transform," *IEEE Trans. Signal Process.*, Vol. 50, no. 4, PP. 966–977, APRILL. 2002
4. C.T. Huang, P.C. Tseng, and L.G. Chen, "Flipping Structure: An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform," in *IEEE Transactions on Signal Processing*, Vol. 52, no. 4, PP. 108–1089 2004
5. Cheng-yixiong, jin-wen Tian, Jain liu" Flipping Structure : An efficient VLSI Architecture for Lifting –Based Discrete Wavelet Transform" *IEEE transactions on signalprocessing*, Vol., 54, NO. 5. MAY 2006
6. Karim G .Owesis, Andrew mason , yasirsuhail, awis M, kambob, kyle E Thomso "A Scalable Wavelet Transform VLSI Architecture for Real –Time Signal Processing In High-Density-Cortical Implants" *IEEE transactions on circuits and systems-1* Vol. 54. No. 6 JUNE 2007
7. Guangmigshi, weifeng Liu, zhang, and Fu Li "An Efficient Folded Architecture for Lifting-Based Discrete Wavelet Transform" *IEEE Transaction On Circuits And Systems-II* Vol. 56, NO. 4, APRILL 2009
8. Jinook song, In-chol park "Pipelined Discrete Wavelet Transform Architecture Scanning Dual Lines" *IEEE Transaction On Circuits And Systems-II*, Vol. 56 DECEMBER 2009
9. Basant K. Mohanty, promodkumar "Memory Efficient Modular VLSI Architecture for High Throughput and Low –Latency Implementation Of Multilevel Lifting 2-D DWT" *IEEE Transaction On Signal ocessing*, Vol. 59, ISS-5, PP 2072-2084 MAY 2011
10. WeihangZhe ,Jiang ZhiyuGao, yanyan Liu "An Efficient VLSI Architecture for Lifting –Based Discrete Wavelet Transform" " *IEEETransaction On Circuits And Systems-II*, Vol. 59, No. 3, MARCH 2012
11. Basant K. Mohanty, AnuragMhajan, promod K. Mehar "Area–and Power – Efficient Architecture for High Throughput Implementation of Lifting 2-D DWT" *IEEE Transaction On Circuits And Systems-II*, Vol. 59, No. 7, JULY 2012.
12. Chih-hesanHasia, jen-shiunchiang and jing-mingGuo "Memory- Efficient Hardware Architecture of 2-D Dual –Mode Lifting-Based Discrete Wavelet transform" *IEEE Transaction On Circuits And Systems For Video Technology*, Vol. 23, No. 4, ARIL 2013
13. Basant Kumar Mohnaty, Promod K. Meher "Area –Delay-Power –Efficient Architecture

- for Folded two –Dimensional Discrete Wavelet Transform By Multiple Lifting Computation” *IET Image Process*, Vol.8 Iss.6.Pp.345-353,2014
14. AnandDarji, SubhamAgarwal, AnkitOza, VipulSniha, AdityaVerma “Dual Scan Parallel Flipping Architecture for A Lifting Based 2-D Discrete Wavelet Transform” *IEEE Transaction On Circuits And Systems-II* ,Vol .64,NO.6,JUNE2014.
 15. AnandDarji, Arun, Shabbier Noman Merchant, ArunChandokar“ Multiplier –Less Pipeline Architecture for Lifting –Based Two Dimensional Discrete Wavelet Transform” *IET comput Digit. Tech*, Vol.9,PP 133-123,JULY 2014
 16. B.K.N ,Srinivasarao, IndrajitChakrabarti” High Performance VLSI Architecture for 3-D Discrete Wavelet Transform 2016 International Symposium On VLSI Design, Automation And Test
 17. MohdTausif 1, Ekram Khan1, Mohd Hasan1and Martin Reisslein2 “SFRWF:Segmented Fractional Wavelet Filter Based DWT for Low Memory Image Coders”2017 4th IEEE Uttar Pradesh Section International Conference on Electrical,Computer and Electronics (UPCON) GLA University, Mathura, Oct 26-28, 2017
 18. RakeshBiswas, Siddarth Reddy MalreddyAndSwapna Banerjee “A High Precision-Low Area Unified Architecture for Lossy And Lossless 3D Multi-Level Discrete Wavelet Transform *IEEE Transaction On Circuits And Systems* for Video Technology
 19. Karthikeyan R and GanapathiHegde “High performance VLSI Architecture for 3-D DWT (Discrete Wavelet Transform)” ISBN:978-1-5386-0807-4 Second International Conference on Inventive Systems and Control (ICISC 2018)

20. Poulami Jana, Goutam Kumar MaityAndHimadriMandal “A Low Power Hardware Implementation of Lifting Based Reversible Watermarking For Medical Image for integrated circuits march 2019



K.yugandhar received the B-Tech degree in Electronics & Communication Engineering from Sri sunflower college of engineering and technology chalapalli, India, in 2013, M.Tech, in VLSI system Design from Sri vasavi institute of engineering and technology 2016.he is currently working as an Assistant professor in the department of Electronics & Communication Engineering of Sagi Rama KrishnamRaju Engineering College, Bhimavaram, West Godavari dt. A.P. research interests in signal processing in VLSI



Dr D.Venkatasekhar has Received the B-Tech Degree In Electronics & Communication Engineering From JNTU COLLEGE OF ENGINEERING Kakinada in 1987.MS(Engg) by Research In Information Technology from Annamalai University, in 2002 and PhD In Computer Science and engineering in 2015 from Annamalai University. He has Teaching Experience of 30+ Years. His Field of Interest Include Among Others Image Processing. Computer Networks And Data Communications. Currently He is Guiding 7 PhD Scholars



Dr M.Kamaraju has Bachelor of Engineering (Electronics and Communication) from Andhra University, Visakhapatnam in1993, Master of Engineering (Electronic Instrumentation) from Andhra University, Visakhapatnam in 2003 and Awarded Doctor of Philosophy in the Faculty of Electronics and Communication Engineering from JNTUH, Hyderabad on 1st June 2012.His are of interest is low power VLSI design