

# Closed Loop Design based Resonant Continuous input Current with ZVS Dc-Dc Boost Converter

1. Dr. M. vijayaSanthi,  
Associate Professor ,CMR College of Engineering & Technology,  
2. G. Anil,  
CMR College of Engineering & Technology

## Article Info

Volume 82

Page Number: 5849 - 5853

Publication Issue:

January-February 2020

## Abstract:

The idea was to integrate a resonant tanks into converters to create oscillatory (usually sinusoidal) voltage, current waveforms so that the requirements of ZCS (zero current switching) or ZVS (zero voltage switching) for power control switches could be achieved. The resonance state is commonly used by the soft-switched power converters. Resonance condition usually occurs only during turn-off & on phases, so that ZCS and ZVS can be generated across each switch. Under ZVS scenario, the controlled three and five multiple-output dc-dc converter is proposed. In CCM (continuous conduction mode), the resonant inductor mounted in the converter front side can work and smooth the input current of the converter. Often clarified are the different stages of operation, soft switching state and control schemes.

## Article History

Article Received: 18 May 2019

Revised: 14 July 2019

Accepted: 22 December 2019

Publication: 29 January 2020

**Keywords:** DC-DC converter; ZVS, ZCS, Losses of Switching, PI Controller

## 1. INTRODUCTION

A DC to DC converter is an electronic circuit that converts DC source from voltage level to voltage level. The DC-DC converters are commonly used in various electronic devices such as mobile phones, MP3 players and laptops for battery power supply. There is flexibility for developing DC-DC converters from a single dc power supply to produce multiple dc output voltage. Such multiple output voltages are supplied to the various dc load applications. This scheme will reduce the overall system area by producing several DC voltage levels from single supply source. There are more ripples in the The dc voltage given by the rectifier or the battery is not a constant value and is not appropriate for many electronic devices. The dc-dc voltage regulators are used to regulate the ripples even when the input voltage or the load current changes. The dc-dc converter switching power supply mode is widely used as it uses a transistor type switch and less failure components such as transformers, inductors and capacitors to control the output voltage. There are two different parts in the switched mode power

supply: the control component and the power part. The majority of the work is performed by the control part to enhance the quality of output voltage. In Switched mode power supply, the MOSFET is typically used as a control switch to regulate the appropriate output voltage. The MOSFET switches are not to be done constantly and they only operate at fixed frequency intervals, which is why These switches are useful for a long time to come and also provide less power loss to the converter circuit. The fundamental structure of the supply of powershifted mode is used to increase or decrease DC voltage input. Essentially, the SMPS circuit consists of an output-side filter to eliminate the ripples due to switching[1]. The project's main objective is to control three different output voltages with zero-voltage switching(ZVS) dc-dc converter. The converter consists of three voltages with different outputs. The first and second outputs are operated with the aid of two asymmetric half-bridge converters. The third output is regulated on the basis of the phase shift between two asymmetric half-bridge converters. For all the key switches, ZVS is

realized. Such multiple output dc-dc converters can provide higher efficiency at high switching speed. Also proposed are the different stages of operation, soft switching condition and control schemes.

The three multiple output converter's closed loop and open loop control strategies were explained. Closed-loop transfer feature of the device. Any electrical or electronic control system's transfer function is the mathematical relationship between system input and output, and thus defines the system's behavior.

To meet The dramatic increase in electronic products in high-power applications for lower power losses like telecommunications, power supply switched mode, etc. The converter is now designed for maximum frequency service, but there is an Expanded switches loss[2 ]. The soft switching mode eliminates the issue of switching resonant converter failure. There are many styles and techniques suggested for transforming topologies. Similar to PWM converters, the resonant converter (RC) is used in high power applications. Resonant converters usually have one downside, i.e. their non-linear nature, resulting in dynamic response to variable load conditions and operating frequencies. The most suitable topology for this work is the Resonant Converter type LLC. This topology brings to various industrial applications of all series and parallel Resonant Converter advantages[1 ]. This series and parallel resonant converter has one major disadvantage, i.e. the absence of SRC load control and the flow of PRC load independent current.. The LLC resonant converter switching input and output side is based respectively on ZVS and ZCS switching[3]. Resonant converters are able to operate under high frequency spectrum and produce better performance [ 4, 5 ] with high power density with low switching loss compared to PWM or hard switching converters.

## 2. ZVS BOOST CONVERTER

In this, presents a new Zero Voltage Switching boost converter shown in Fig. 1. There are two switches in use, and both are grounded. Consequently, the gating issues are sufficiently avoided. ZVS switch turn-on is achieved which effectively reduces the loss of switching and the generation of EMI. It is possible to use the classic frequency-controlled approach to control the output voltage. ZCS turn-off is given for the diode, which significantly reduces losses in reverse recovery and voltage ringing. As a result, the diode's voltage stresses are well reduced, effectively

helping to choose a diode with lower voltage rating and better performance. This boost converter operates on the basis of the DC DC boost converter concept under the ZVS condition of the MOSFET power semiconductor switch [ 14, 15]. The ZVS technique is better than the ZCS technique. Since capacitive turn-zero voltage switching (ZVS) technique is removed on failure. Using this CN network, a Highly efficient topology for DC-DC converters overcomes obstacles such as asymmetric switch current levels, hurts performance and reduces power. At the transformer's opposite hand, the unregulated diode rectifier is used to minimize switching losses and increase device efficiency[19]. Through preserving the optimal output current[20], the total harmonic distortion (THD) is also reduced. The traditional DC-DC converter structure is shown in Fig. 1




Fig 1 ZVS Boost Converter

For simplify the analysis, it is assumed that all the circuit elements are suitable and that the output capacitor C is high enough so that the output voltage is constant over one switching cycle. The converter is believed to be in steady state. Initial conditions: The process of switching starts at  $t_0$ . Q1 is believed to be OFF at this moment, while d2, Q2's antiparallel diode, is ON. The initial conditions are  $i_{r1}(t_0)=I_{1,0}$ ,  $i_{r2}(t_0)=I_{2,0}$ , and  $v_{r1}(t_0)=v_{r2}(t_0)=0$ , respectively. These values are again obtained at the end of the last operating mode. The subscription 1,0 in  $I_{1,0}$  indicates the corresponding value at  $t_0$  for  $i_{r1}$ . Similar method of denoting certain variables is used. Depending on the output power,  $I_{1,1}$  can be positive or negative.

## 3. PROPOSED CONVERTER OPERATION

Closed loop control of the ZVS boost converter We also take 400V as an input voltage in this closed loop mode. The block diagram of ZVS DC-DC converter's proposed closed loop control is shown in Figure 21. As shown in Figure 4, the closed loop Simulink design proposed three output voltage converters. The closed loop's comprehensive control block indicated three output converters as shown in Figure 4. Three outputs are taken as a feedback control in this model. Use the error amplifier to

equate the reference voltage and the feedback voltage.

The error signal is supplied to the PWM comparator to compare the ramp signal with frequency and error signals of 1000 Hz and to give the S4 shift momentum.

**Mode I ( $t_0 - t_1$ ):**In this point, D2 is performing. Instead, in parallel with  $L_{r2}$ ,  $C_{r1}$  and  $L_{r1}$  form a resonant network. The magnetic energy stored in  $L_{r1}$  starts to move to  $C_{r1}$  and  $L_{r2}$  in the previous process. Consequently,  $V_{r1}$  and  $i_{r2}$  are growing. At any point in this interval, the  $Q_2$  gate signal should be set high to switch  $Q_2$  on at ZVS. This mode continues until the  $i_{r2}$  resonant current crosses at  $t_1$  at zero.




Fig 2(a) mode 1

**Mode II ( $t_1 - t_2$ ):**The current  $i_{r2}$  is slightly optimistic after  $t_1$ , resulting in the start of output of  $d_2$  being turned off at ZCS and  $Q_2$ . The previous equations in the mode are still valid for this time. At  $t_2$ , the resonant voltage  $v_{r1}$  has reached zero after an alternative resulting in  $d_1$  being biased forward at ZVS. Duration from  $t_0$  to  $t_2$ , where the loads and discharges of  $C_{r1}$  are parameterized by  $\pi t_1$  as shown.




Fig 2(b) mode 2

**Mode III ( $t_2 - t_3$ ):**During this cycle, the input voltage source  $V_S$  charges  $L_{r1}$  linearly. The current of  $L_{r2}$  in the  $d_1$ - $L_{r2}$ - $Q_2$  loop is constant and freewheels until the  $Q_2$  switch is turned off at  $t_3$ . The  $Q_2$  turn-off is performed under ZVS conditions due to the externally parallel capacitor  $C_2$  (and the internal output capacitance of the switch  $C_{oss}$ ). [10]-[17].




Fig 2(c) mode 3

**Mode IV ( $t_3 - t_4$ ):**The diode  $d_1$  is still in development and  $L_{r1}$ 's current rises linearly.  $L_{r2}$  and  $C_{r2}$  are forming a resonant

network. The voltage  $v_{r2}$  increases sinusoidally until it hits  $V_O$  at  $t_4$  and thus the rectifying diode  $D$  at  $Z$   $V_S$  is biased forward.




Fig 2(d) mode 4

**Mode V ( $t_4 - t_5$ ):**The diode  $D$  is being performed and the output is being supplied with fuel.  $i_{r2}$ 's magnitude is declining, while  $i_{r1}$ 's is rising. The  $i_{r1}$  and  $i_{r2}$  currents are identical at  $t_5$  and thus the  $d_1$  current is zero. Then at ZCS  $d_1$  is turned off. The  $Q_1$  gate should be set high at any time in this mode to turn the MOSFET on at ZVS.



Fig 2(e) mode 5

**Mode VI ( $t_5 - t_6$ ):**The output diode  $D$  is still working and the magnetic energy stored in  $L_{r2}$  feeds the output. The  $Q_1$  switch now performs and holds  $i_{r1}$  and  $i_{r2}$  activities the same as before. Still true are those formulas. This mode goes on until  $i_{r2}$  reaches zero at  $t_6$  and  $D$  is turned off at ZCS




Fig 2(f) mode 6

**Mode VII ( $t_6 - t_7$ ):**The  $Q_1$  turn stays ON while  $D$  is OFF.  $L_{r2}$  and  $C_{r2}$  create a resonant circuit and therefore  $C_{r2}$  is discharged into  $L_{r2}$ . Thus the voltage  $v_{r2}$  sinusoidally decreases until it reaches zero at  $t_7$ . The new  $i_{r1}$  continues to grow linearly.




Fig 2(g) mode 7

**Mode VIII (t7 – t8):** The antiparallel diode d2 is biased forward at ZVS by hitting vr2 to zero at t7 and provides a freewheeling direction for ir2. Lr1 is still magnetizing and there is a linear increase in its current. The Q2 gate signal should be set high during this phase to turn it on at ZVS. The Q1 toggle is turned off at t8. Under the ZVS conditions, Q1 turn-off is performed due to Cr1




Fig 2(h) mode 8

#### 4. SIMULATION RESULTS




Fig.3 Simulink Model Of Closed Loop Resonant Zvs Boost Converter




Fig.4 D1 voltage&current under open loop Configuration




Fig.5 Lr1 & Lr2 under open loop Configuration




Fig.6 Q2 voltage & current under open loop




Fig.7 control diagram




Fig 9 inductor currents under closed loop




Fig 10 Q1 voltage current under closed loop

## CONCLUSION

Including two LC resonant high frequency tanks and two grounded switches, a new entirely ZVS boost converter is proposed. Switch activity in transient and steady states reduces voltage stress. ZVS operation is possible, which reduces switching losses and significantly regulates EMI outputs through Primary side switches when the ZVS dc-dc multi-output converter using proportional sharing. All major switches can realize ZVS, so the converter can operate with higher frequency of switching and higher efficiency. The operating phases, ZVS state and control information are also evaluated in the loop model.

## REFERENCES:

1. L. Rossetto, S. Buso, G. Spiazzi "Conducted EMI Issues in a Boost PFC Design", IEEE Trans. Ind. Appl., vol. 36, no. 2, pp. 578-585, Mar/Apr. 2000.
2. Roland van Roy, Application Note "Reducing EMI in buck converters", AN045 – January 2016, © 2016 Richtek Technology Corporation
3. Henry J. Zhang, Application Note 136 "PCB Layout Considerations for Non-Isolated Switching Power Supplies", June 2012, L, LT, LTC, LTM, Linear Technology, the Linear logo and PolyPhase are registered trademarks of Linear Technology Corporation.
4. W. Cheng and Ch. Chen, "Optimal Lowest-Voltage-Switching for Boundary Mode Power Factor Correction Converters", IEEE Trans. Power Electron., vol. 30, no. 2, pp. 1042–1049, Feb. 2015.
5. Ch.H. Chang, Ch.A. Cheng, E.Ch. Chang, H.L. Cheng, and B.E. Yang "An Integrated High-Power-Factor Converter with ZVS Transition", IEEE Trans. Power Electron., vol. 31, no. 3, pp. 2362–2371, March. 2015.
6. R. Xu, Y. Zhang, Sh. Lu, G. Chen, D. Yu, L. Wang, "Pulse train controlled CCM boost

converter with suppression of low-frequency oscillation", IET Power Electron., Vol. 10 no. 8, pp. 957-967, July. 2017.

7. H. Choi, and L. Balogh, "A Cross-Coupled Master-Slave Interleaving Method for Boundary Conduction Mode (BCM) PFC Converters", IEEE Trans. Power Electron., vol. 27, no. 10, pp. 4202–4211, Oct. 2012.
8. T. Duerbaum, "First harmonic approximation including design constraints," in Proc. 20th Int. Telecomm. Energy Conf., 1998, pp. 321–328.
9. W.-Y. Choi, J.-M. Kwon, and B.-H. Kwon, "High performance front-end rectifier system for telecommunication power supplies," Proc. Inst. Elect. Eng., vol. 153, no. 4, pp. 473–482, 2006. [10] H. de Groot, E. Janssen, R. Pagano, and K. Schetters, "Design of a 1-MHz LLC Resonant Converter based on a DSP-Driven SOI Half-Bridge power MOS module," IEEE Trans. Power Electron., vol. 22, no. 6, pp. 2307–2320, Nov. 2007.
10. B. Yang, F. C. Lee, A. J. Zhang, and G. Huang, "LLC Resonant Converter for front end DC - DC conversion," in Proc. IEEE Appl. Power Electron. Conf. Expo., 2002, pp. 1108–1112