TEST Engineering & Management

January-February 2020
ISSN: 0193-4120 Page No. 4022 - 4026

CMOS Technology based improved Architecture for Efficient Video coding using Deblocking Filter

Burgoji santhosh kumar
Research scholar
Jaipur National University

Prof.(Dr).Sudhir kumar Sharma
Joint Director & HOD ECE
Jaipur National University

Article Info
Volume 82
Page Number: *4022 - 4026*
Publication Issue:
January-February 2020

Article History
Article Received: *18 May 2019*
Revised: *14 July 2019*
Accepted: *22 December 2019*
Publication: *21 January 2020*

Abstract:

The Deblocking Filter in Efficient Video coding has been to enhance the concern pleasant at the same time as reducing the complexity. By applying Deblocking filter to both horizontal and vertical boundaries of the block. Deblocking filter is regularly implemented to the frame renovale loop in each of the encoder and decoder to smoother the image pixels. In the proposed approach novel information structures and data get entry to schemes may be used for image pixels to reduce the range of facts get right of entry to and fine-tune timing performance for interpretation and operation of the image pixels. The proposed deblocking is implemented using NCSU 15nm Technology. Deblocking filter is designed through verilog code to get experimental results by using cadence tool.

Keywords *– Low latency Design, Deblocking filter (DBF), video coding, Memory access.*

1. Introduction

The Efficient video coding draft wide spread defines –in circle channels that can be applied successively to the remade image. The first deblocking filter and the alternative is sample adaptive offset filter. Efficient video coding filter is sustainable to parallel processing. It has planned in a manner to been designed in a way to save you spatial conditions over the image, which together with structure functions allows clean parallelization. Blocking artifacts may be observed effortlessly through human visible framework when the sign on each the sides of block boundary is sophisticated, however are difficult to observe whilst signal indicates eminent variations then it's far difficult to mention whether or not the modifications inside the reconstructed sign over the square limit

January-February 2020
ISSN: 0193-4120 Page No. 4022 - 4026

boundary are due to coding or belong to the remade sign. The major rigor in arrangement of a deblocking filter out is to determine anyway to filter a specific array boundary and to determine filtering strength to be carried out. Extreme filtering also departs blocking artifacts that would lessen the pleasant image.

original image blocking effect

Blurred image

Figure 1: Challenges to design deblocking filter

2. Literature survey

The new efficient video coding standard provides approximately 50% bit rate reduction compared to latest version of advanced video coding popular with corresponding subjective video exceptional. It is dominant to have an efficient video coding (compression) technique that could appreciably lessen the quantity of facts whilst on the same time in large part preserving the visible nice. This method needs to be practically found out in order that Real-time Processing may be completed with conceivable Hardware complexity. Efficiency video coding can attain the identical visible pleasant as its predecessor. Basically efficient video coding is mainly because of greater adaptive and bendy fundamental coding gadgets (CUs). It is big venture to feature DBF and is normally implemented to the body reconstruction. Boundary strength is measured for barriers which might be either augury unit boundaries or the transform unit boundaries. The boundary energy can take values zero, 1, 2. For luma element only block barriers with BS values 1 or 2are filtered. Therefore there's no filtering in static areas which avoids a couple of subsequent filtering regions.

3.Proposed Method

By revising the threshold fetching order to enrich the timing efficiency of clarifying operation and to save reminiscence accesses.

January-February 2020
ISSN: 0193-4120 Page No. 4022 - 4026

Accessing those 4 terms of pixels simultaneously calls for significantly elevated memory bandwidth to address the issue of the pixels for the starting and fourth columns/rows are exacted presently in a single round accompanied by using exacted pixels of the second and third coloumns/rows subsequent. Accessing pixels a couple of times consequences in massive demand on memory study/write to deal with the problem not like traditional DBF device whichever is working on the mount of LCU blocks in this layout. At the condition check degree, a number of pixels need to be brought into the DBF so as to help dominant processing throughput, a reminiscence Bus with massive bandwidth is preferred. Significantly it boosts area and complexity and power consumption by reducing the bus/memory get right of entry to attains low complexity at the cost of prolonged processing postpone and debased throughput.

3.1 The flowchart of deblocking process

The size of image used is 64X64 pixels, it can split into 32X32, 16X16, 8X8, and 4X4 pixels then apply the deblocking filter for operations.



Figure 2. Deblocking filter flow chart

3.2 Steps for Deblocking filter

Step 1	Boundary strength is calculated for barriers which might be both prediction with obstacles or the rework unit obstacles.
Step 2	The Boundary strength can take values as 0, 1, or 2.
Step 3	For luma factor, best block limitations with BS values 1 or 2 or filtered. Hence there is no filtering in static regions which avoids more than one next filtering of equal regions where pixels are copied from one image to every other with a residual same to zero which can reasons over smoothening.
Step 4	In case of chroma additives, simplest limitations with end boundary equals are filtered. Hence the block boundries that are filtered have as a minimum one of the two neighboring blocks intra anticipated.

January-February 2020
ISSN: 0193-4120 Page No. 4022 - 4026

4. Implementation Results

Technology(nm)	180	65	130	90	Existing (90)	Proposed (15)
system	H.264	HEVC/H.264	HEVC	HEVC	HEVC	Efficient video coding
Performance Implementation	Post Layout	Post synthesized	Post synthesized	Post layout	Post layout	Post layout
Frequency(MHz)	200	200	60.8	86	100	3times increases
Resolution	4096X2048	3840X2160	4096X2048	1920X1080	4096X2048	4096X2048
Maximum CU size	16x16 (MB)	64x64	32x32	64x64	64x64	64x64,32x32
Filter types	1-Line	4-Line	4-Line	Two-1-Line	2-Line	Two-1-Line
Throughputs(fps)	30	60	60	30	60	50
Logics	21.5	43.5	31	16.4	25	35
Registers	9.3	10.6	8.5	6.5	14	12
Register files	4.1	3.1	2.1	2.1	14.8	11.28
Other SRAM	25.2	62.6	44	16.5	12.5	11.5
SRAM for top (corner)	393(single port)	368(two port)	393(two port)	92(dual port)	393(dual port)	393(dual port)
Total		484.5	468	124	124.9	380.5
Power(mw)	0.19	12.3	10.5	11.5	12.76	10.5

In designing of the deblocking filter using 15nm technology. The frequency changes three times the existing method using 90nm technology. Here the size of the resoloution is 4096X2048 and the maximum CU size is 64X64, 32X32. The filtering type used in the proposed method is two 1-Line and 2-Line. The power is also reduced.

5. Conclusion

The layout and performance of a particularly improved DBF for efficient video coding were provided. New reminiscence structures and statistics get admission to design are added and operative aspect favorably order became followed. The layout designs can reduce the quantity of memory access and decorate the timing efficiency for records access. A six level pipelined two line DBF engine with low latency records sequence is designed.

References

1. C.Doutre, M.T. Pourazad, M. Azimi, and P.Nasipoulos, "HEVC the new gold standard for video compression: How does HEVC compare with H.264/AVC?" IEEE consum, Electron Mag., vol 1, no. 3, pp, 36-46, jul.2012.
2. J.P. Henot, M. Ropert, J. Le Tanou, J.Kypreos, and T.Guionnnet, "High efficiency video coding (HEVC): Replacing or complementing existing compression

January-February 2020
ISSN: 0193-4120 Page No. 4022 - 4026

standards?" in Proc. IEEE Int.symp, Broadband Multimedia Syst, Broadcast, (BMSB), Jun 2013, pp. 1-6.
3. J. Nightingale, Q. Wang, and C.Grecos, " HEVC stream: A framework for streaming and evaluation of High Efficiency video coding(HEVC) content in loss- prone networks, " IEEE Trans. Consum, Electron, vol.58, no. 2, pp. 404-412, May 2012.
4. M. Viitanen, J Vanner, T.D. Hamalainen, M.Gabbouj, and J.Lainema,"omplexity analysis of next generation HEVC decoder," in Proc.IEEE Int. Symp. Circuits Syst (ISCAS), May 2012, pp. 882-885.
5. F.Bossen, B.Bross, K.Suhring, and D.Flynn,"HEVC complexity and implementation analysis," IEEE Trans. Circuits Syst. Video Technol.,vol. 22, no. 12, pp. 1685-1696, Dec. 2012.
6. A. Norkin et al.,"HEVC deblocking filter," IEEE Trans. Circuits Syst. Video Technol., vol. 22, no. 12, pp. 1746-1754, Dec. 2012.
7. M. Parlak and I. Hamzaoglu, CAn efficient hardware architecture for H.264 adaptive deblocking filter," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2005, pp. 4529-4532.
8. K.-Y. Min and J.-W. Chong,"A memory and performance optimized architecture of deblocking filter hardware architecture in H.264/AVC," in Proc. Int. Conf.Multimedia Ubiquitous Eng., Apr. 2007, pp-225.
9. M. Kthiri, p. Kadionik, H. loukil, A, Ben Atitallah, and N. Masmoudi,"A parallel hardware architecture of deblocking filter in H.264/AVC,"in Proc. 9th Int. Symp. Electron Telecommun., Nov.2010, pp. 341 -344.