

EXTREME V_{MIN} CMOS DESIGN USING D FLIP-FLOP

VALIKI VIJAYABHASKER

*Research Scholar, Dept. of Electronics and Communications Engineering,
Sri Satya Sai University of Technology & Medical Sciences, Sehore, Bhopal-Indore Road, Madhya Pradesh,
India*

Dr.M.Srinivasan

*Research Guide, Dept. of Electronics and Communications Engineering,
Sri Satya Sai University of Technology & Medical Sciences, Sehore, Bhopal Indore Road, Madhya Pradesh,
India*

Article Info

Volume 82

Page Number: 17737 - 17743

Publication Issue:

January-February 2020

Article History

Article Received: 18 October 2019

Revised: 14 November 2019

Accepted: 12 December 2019

Publication: 29 February 2020

Abstract

D flip-flop based on a high current pass transistor. On Comparing flip-flop has a very high I_{max} with Standard CMOS circuits operating at very minimum voltage supply. The semi floating gate synchronized with capacitive coupling gives a current at max level as output. This mechanism with floating capacitance helps in boosting current such flip-flops are used in any V_{min} digital CMOS circuits. The delay is reduced compared to a conventional sense around fourteen percentage. The simulated data provided is obtained using mixed-signal systems with MATLAB and Simulink and Taiwan Semiconductor Company produced $0.13 \mu\text{m}$ bipolar-CMOS process. Our proposed model can be used in any digital based low voltage CMOS applications.

Keywords: Flip-Flop, Differential Low-Voltage, CMOS, High-Speed, Floating-Gate;

INTRODUCTION

In the current phase of VLSI, power utilization is the foundation of the circuit plan. The measure of complete power devoured by the circuit influences various different elements that may improve or debase its exhibition. This kind of rationale was first actualized utilizing bipolar transistors [4] and reached out for applications with MOS transistors. Then again, it is additionally conceivable to upgrade the presentation by diminishing the threshold voltage (V_{th}) however then the sub- threshold spillage power will expand quickly. To get high pressing thickness and upgraded execution, the size of the transistors must be downsized. In the current work, the point is to limit the power devoured by the circuit by utilizing

the subsequent methods. Different strategies for decreasing power dissemination additionally think about the clock framework and the strategy of clock gating is utilized [2]-[3]. A portion of the regular uses of the D flip-flop are as per the following: D flip-flop has applications in a straightforward information hook, counters, recurrence dividers, RAM (arbitrary access memory), registers, and so forth. Power utilization in VLSI circuits is additionally information subordinate; that is, it might change when the data sources are changed. The D flip-flop makes the changes in order to coordinate the yield with the information D when an occasion is activated on the clock. Contrasted with customary CMOS rationale.

Enhancement of power dissemination can be

accomplished by an exchange off between endless parts. Along these lines, a trade off among V_{dd} and V_{th} is expected to accomplish low power dispersal and the necessary execution. Dynamic power (exchanging power, cut off, and glitch power) and static power (diode spillage current, subthreshold spillage current, and entryway spillage current) are the prime wellsprings of power dissemination in CMOS circuits. Ultra-low- power rationale circuits with the capacity of working at generally high frequencies are truly alluring in numerous cutting edge applications, for example, versatile hardware or embedded biomedical frameworks notwithstanding the advantages of low sign swing and quick exchanging speed, they likewise demonstrate a low affectability to gracefully and substrate noise because of their differential topology. On the off chance that power utilization is high, it decays a) Battery, b) Cooling, c) Reliability, and d) Packaging. The consistent gracefully currents, lower cross-talk between the simple and the advanced circuits of MOS current improves the exactness of blended mode frameworks D-lock goes about as an indispensable piece of different useful applications, for example, pre-scalars, recurrence dividers, and successive rationale circuits. Low-power MOS current circuits that can be applied to advanced CMOS innovations, MOS current circuits with steady predisposition currents are planned for exact rapid blended sign application. The usefulness of the proposed topology is confirmed through blended sign frameworks in with MATLAB and Simulink Stimulation by utilizing the Taiwan Semiconductor Company created 0.13 μm bipolar- CMOS innovation boundaries. The capacity to control the spillage current moving through the CMOS circuits can improve the battery life of the vast majority of our cutting edge convenient gadgets like cell phones and workstations [1]. At the point when power is disseminated, it builds the temperature of the chip, which unintentionally may modify the presentation of the chip in the on and off states. The most ideal

approach to lessen the power dissemination is by diminishing the gracefully voltage (V_{dd}) as it relies quadratically upon V_{dd} . Simultaneously, as V_{dd} lessens, the general circuit postpone will increment and bother the presentation. Ordinary CMOS, in any case, has practically irrelevant static power dissemination yet at the same time the dynamic power scattering during the progress starting with one rationale level then onto the next has prompted the improvement of a rationale that diminished the dynamic power dispersal MOS Current-Mode Logic is an elective rationale structuring style that gives genuine differential activity, low -noise- level periods, and commotion resistance. In [2] Single gating method (deactivation of the clock signal when there are no changes in D) is utilized though [3] utilizes the twofold clock gating for both ace and slave sub-circuits. The developing interest for versatile electronic gadgets requires low power building obstructs that empower durable battery life of the framework [1]. This has prompted the advancement of low power computerized circuits. D-hook is the essential circuit utilized for executing numerous principal hinders whose presentation firmly relies upon the D-flip flop entryway execution. As such, the negative rationale of the S input is shorted to R contribution of SR hook to make it a D flip-flop. In 180 nm and underneath innovations, leakage represents around 30-40% of absolute power. The D flip-flop can be assembled utilizing two back to back Set-Reset Latch by associating an inverter between the Set (S) and the reset (R) contributions to make a solitary Data (D) input. In most straightforward terms, a flip-flop is a gadget that stores double data (a piece) that is either a '0' or '1'. Just by including a second phase of SR flip-flop to the yield the circuit can be improved which is enacted on the correlative clock signal accordingly making it an "Master Slave D flip-flop" gadget. Huge utilization of power frequently prompts weakening in the battery life of battery-powered gadgets and along these lines, influences

dependability, bundling, and gets an ascent temperature. While diminished voltage swing at the yield assists with working the circuit is high frequencies with low commotion periods. Here D means 'information' or 'deferral'. Because of this pattern, the transistor spillage power builds manifolds. Dynamic power contains exchanging power, cut off, and glitch power though, diode spillage current, subthreshold spillage current, and gate spillage current are the segments of static power.

LITERATURE REVIEW

Bhardwaj, Aman & Chauhan, Vedang & Kumar, Manoj. (2019) [1] This paper shows designs of CMOS based D flip flop circuits using the forced nMOS stacking, LCNT (leakage controlled nMOS transistor), and LECTOR (leakage controlled transistor). Flip-Flops are the critical foundation stones of all modern digital circuits. This paper reports design and analysis of various low power techniques. The simulations have been carried out in SPICE based on TSMC 180nm CMOS technology. Conventional D flip-flop using the primary CMOS inverters is used as a reference circuit. A comparison based on power consumption, propagation time delay, and PDP is carried out. The conventional design shows the power dissipation of 470.811pW with a supply of 1.8V. The LCNT and LECTOR technique shows the power dissipation of 471.216pW and 350.841pW respectively. The proposed forced nMOS stacking technique shows the power dissipation of 149.308pW which gave 68.28% reduction in power consumption as compared to the conventional circuit. The analysis gives us a deep insight about the performance of the circuit when subjected to different techniques, thereby improving certain aspects of the circuit with a slight trade-off in time delay in few instances.

L. Punitha, Krishnasamy Nirmala Devi, Deepa Jose, J. Sundararajan [2] in August 2019 Power consumption plays a significant role in any integrated circuit. In

this study, an explicit type pulse trigger flip-flop is implemented using the CMOS 90 nm technology. For low-power dissipation, 1 V supply will optimize the size of gate terminal. This explicit type flip-flop uses an explicit source for pulse generation, that is, the double edge-triggered pulse generator, which requires half of clock frequency compared to the single edge-triggered pulse generator. The proposed new double edge-triggered pulse generator uses the pulse generation logic, which is used to share many numbers of flip-flop results at low power. In this article, circuits with low power, low heat generation, and increased durability are achieved.

Cai, Hao & Wang, You & Naviner, Lirida & ZHAO, Weisheng.[3] (2016)., The planar ultrathin body and buried oxide fully depleted silicon-on-insulator (FDSOI) technology is one of the proper candidates to replace bulk CMOS due to its high volume, low cost, and lower power. In this paper, we investigate the performance of hybrid magnetic-MOS non-volatile (NV) magnetic flip-flops (MFFs) in the FDSOI technology. The NV-MFF performance parameters, e.g., active power, leakage power, and sensing delay, are optimized with selected design vectors: supply voltage (Vdd), forward body bias (FBB), and poly bias (PB). NVFF reliability can be improved by FBB performance compensation. The perpendicular magnetic anisotropy spin-torque transfer magnetic tunnel junction (MTJ) is used to design the MTJ/MOS hybrid MFFs. Two typical MFF circuits: master-slave MFF and multiplexing sense amplifier-based MFF are implemented and analyzed with the 28 nm FDSOI technology. The simulation results show that the MFFs in the FDSOI technology feature high energy efficiency and enhanced reliability. The energy efficiency of MFF is guaranteed by the proper selection of Vdd and FBB voltage. PB is useful for low leakage power design, with the tradeoff of additional sensing delay. The highest PB and the lowest BB transistor configuration lead to large improvements in leakage power consumption.

PROPOSED METHODOLOGY EXTREME VMIN CMOS D FLIP-FLOP




Fig. 1. D-flip-flop using pass transistors.

D-flip-flop using pass transistors is shown in Fig. 1. Adding to that an extreme Vmin rapid transmission gate, cross-coupled inverters are applied at the yield. The control contribution to the nMOS pass transistor is the clock signal ϕ and the nMOS transistor E_n will be improved at the positive clock edge. ϕ is applied as a control sign to the pMOS pass transistor and will improve the pMOS pass transistor at a similar clock edge as the nMOS pass transistor. The D input is latched into the flip-flop at the positive ϕ clock edge. At the negative clock edge, both pass transistors will be transformed into a non-upgraded mode by the control inputs. We can depict the conduct of the basic extreme Vmin D flip-flop by concentrating on the two clock stages:

- ϕ changes from 0 to 1 (T1 to T2).
- The capability of FGn
- (VFGn) is expanded from VDD to $\approx 3VDD/2$

and VFGp is diminished from 0V to

$\approx -VDD/2$. Contingent upon the info D one of the pass transistors will pull the yield Q rapidly to D.

- $\phi = 1$. The pass/assess transistor E_n and E_p are upgraded.
- ϕ changes from 1 to 0 (T2 to T3). The pass transistors leave the upgraded mode and the yield will be steady, i.e hold mode. The two inverters go about as a slave latch holding the yield stable until the following upgraded mode

A pass transistor D-Flip-Flop with reset or keeper transistor appears in Fig. 2. The additional transistors K_n and K_p is utilized to expand the power of the Flip-Flop by lessening the improvement time of the assess transistors. The improved model may be legitimate near the positive clock edge (ϕ).




Fig. 2. Reset or keeper transistor added

A completely differential extreme Vmin pass transistor D-Flip-Flop with reset/keeper transistor appears in Fig. 3. The extreme Vmin Flip-Flop

comprise of 16 transistors and 4 skimming capacitors.




Fig. 3. Modified pass transistor

The floating capacitors might be poly-poly, metal-metal, or even MOS parasitic capacitance. The capacitance is commonly a couple of hundred atto farads, i.e roughly a similar level as parasitic capacitances of a MOS transistor. We can watch the upgraded model at the positive clock edge, for example, the gate of the nMOS pass transistors FGn1 and FGn2 is raised to more than 400mV and the gate of the pMOS pass transistors FGp1 and FGp2 is pulled down to - 110mV. This improved model is the main time that the pass transistors can set the yield of the Flip-Flop. Subsequently, the Flip-Flop is edge activated and the postponement is just reliant on the improved pass transistors.

EXPERIMENTAL RESULT

The Output for simulation of the extreme Vmin differential D Flip-Flop working at 200mV is appeared in Fig. 4. The information is steady 4 ns in front of the positive clock edge and the clock to Q delay is roughly 600ps. Note the expanded viable voltage of the Evaluate transistors. FGn1 and FGn2 are expanded from 200mV to more than 400mV and the FGp1 and FGp2 hubs are pulled beneath - 100mV. In the upgraded mode the virtual flexibly voltage is roughly 430mV – (-120mV) = 550mV. The N-Flip-Flop working at 200mV will

have an information D to Q deferral of 8.55ns which is more than multiple times the set-up and clock to Q postponement of the extreme Vmin

Flip-Flop.

The recurrence of a low-voltage CMOS application might be expanded by more than multiple times contrasted with a standard CMOS plan. Note that the pass transistor is turned totally off toward the finish of the $\phi = 1$ stage and crashed into gathering toward the start of the $\phi = 0$ stage. This safe a low-power activity of the Flip-Flop. The improved pass transistor will give an enormous drive current to the Flip-Flop.

The expanded current level will yield improved strength because of the decreased impact of jumbles and procedure varieties. By forcing the successful voltage of the pass transistors over the low gracefully voltage the upgraded transistors will be temporarily in solid reversal though the standard transistors working at a flexibly voltage equivalent to 200mV will be in frail or moderate reversal expecting at 0.13 μm CMOS process. Transistors working in frail or moderate reversal won't just give a low driving current however will be firmly reliant on confuses because of an exponential connection between the powerful voltage and the driving current.




Fig. 4. Output for simulation of the extreme Vmin differential D Flip-Flop operating at 200mV.

The information is steady 4 ns in front of the positive clock edge and the clock to Q delay is roughly 600ps. Flip-flop set-up an ideal opportunity for the extreme Vmin differential D Flip-Flop working at 200mV is appeared in Fig.5. The info switches at the positive clock edge and the set-up time is roughly 100ps.

TABLE I Log of Timings for the differential extreme Vmin D Flip-Flop operating at 200mV compared to the N Flip-Flop.

NIK.	This		Relative
26 transistors	16 transistors		
tdq	T_{setup}	tcq	
8.55ns	100ps	600ps	12.2%

Timing subtleties for the differential extreme Vmin Flip-Flop working at 200mV contrasted with the N-Flip-Flop [5] is given in Table I. The information switches at the positive clock edge and the set-up time is roughly 100ps.




Fig. 5. Output for simulation of the extreme Vmin differential D Flip-Flop operating at 200mV.

CONCLUSION

We have introduced an extreme Vmin CMOS design using D Flip-Flop. The Flip-Flop introduced offer more than 89% defer decrease contrasted with regular CMOS Flip-Flops for flexibly voltages down to 200mV. The Flip-Flop might be utilized in any low-voltage CMOS plan. The recreated information gave is acquired utilizing the Simulation of mixed-signal systems with MATLAB and Simulink and Taiwan Semiconductor Company delivered 0.13 μm bipolar-CMOS process.

REFERENCES

1. Bhardwaj, Aman & Chauhan, Vedang & Kumar, Manoj. (2019). Design of CMOS Based D Flip-Flop with Different Low Power Techniques. 834-839. 10.1109/SPIN.2019.8711610.
2. Punitha, L & Devi, Krishnasamy & Jose, Deepa & Sundararajan, J. (2019). Design of double edge-triggered flip-flop for low-power educational environment. The International Journal of Electrical Engineering & Education. 002072091986583. 10.1177/0020720919865836.
3. Cai, Hao & Wang, You & Naviner, Lirida & ZHAO, Weisheng. (2016). Low Power Magnetic Flip-flop Optimization with FDSOI Technology Boost. IEEE Transactions on Magnetics. 52. 1-1. 10.1109/TMAG.2016.2542790.
4. Tajalli A, Vittoz E., Leblebici Y, Brauer E.J. "Ultra low power subthreshold MOS current mode logic circuits using a novel load device concept" Solid State Circuits Conference. IEEE International Conference, sept -2007 Pages:304 – 307.
5. Sumathi, M. "Performance and analysis of cml logic gates and latches" Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications, IEEE International Conference pages: 1428 – 1432, Aug-2007.

6. Ni Haiyan ; Hu Jianping , “The layout implementations of high-speed low-power MOS CURRENTcells” Electronics, Communications and Control (ICECC), IEEE International Conference Page(s): 2936 – 2939, sept-2011.
7. H. Knapp, H.-D. Wohlmuth, M. Wurzer, et al., “25GHz Static Frequency Divider and 25Gb/s Multiplexer in 0.12 μ m CMOS,” ISSCC Dig. Of Tech. Papers, pp. 302- 468, Feb.2002.
8. M. Tie bout, “A 480 μ W 2GHz ultra low power dual-modulus prescaler in μ m standard CMOS,” IEEE International Symposium on Circuits and Systems Proceedings, vol. 5, pp. 741-744, May. 2000.
9. P. Heydari, “Design and analysis of low-voltage current-mode logic buffers”, In Proceeding(s) of International Symposium on Quality Electronic Design, pp. 293- 298, 2003.
10. G. Caruso, A. Macchiarella, “A design methodology for low-power MCML ring oscillators”, In Proceeding(s) of European Conference on Circuit Theory and Design, pp. 675-678, 2007
11. M. Alioto, G. Palumbo, “Design strategies for source coupled logic gates”, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 50, no. 5, pp. 640-654, 2003.
12. H. Hassan, M. Anis, and M. Elmasry, “MOS current mode circuits: analysis, design, and variability”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 8, pp. 885-898, 2005
13. Y. B. Wu and J. P. Hu, “Low-voltage MOS current mode logic for low-power and high speed applications”, Information Technology Journal, vol.10, no. 12, pp. 2470-2475, 2011.
14. Jonathan, H. C., et al. (1989). A packet video/audio system using the asynchronous transfer mode technique. IEEE Transaction on Consumer Electronics, 35, 97–105
15. Gupta, K., Pandey, N., & Gupta, M. (2013). Low-power tri-state buffer in MOS current mode logic. In Analog integrated circuits and signal processing (vol. 75, pp. 157–160).
16. Jason Musicer "An Analysis of MOS Current Mode Logic for Low Power and High Performance Digital Logic" 1997.
17. K. Gupta, N. Pandey and M. Gupta "A Novel Active Shunt-Peaked MCML-based High Speed Four-Bit Ripple Carry Adder" Int'l Conf. on Computer & Communication Technology, IEEE 2010.