TEST Engineering & Management

January - February 2020
ISSN: 0193 - 4120 Page No. 3134 - 3140

Reconfiguration of Nodes Using Mpsoc for Fault Tolerant in Smart Network

M.SirinKumari, Assistant Professor, Department of Electronics and Communication Engineering, CMR College of Engineering & Technology, Kandlakoya, Medchal Road, Hyderabad, India.(email: sirin.kumari@gmail.com)
D.Vijaya Kumar, Associate Professor, Department of Electronics and Communication Engineering, CMR College of Engineering & Technology, Kandlakoya, Medchal Road, Hyderabad, India.(email: vkkumarin@gmail.com)

Article Info
Volume 82
Page Number: 3134 - 3140
Publication Issue:
January-February 2020

Article History

Article Received: *14 March 2019*
Revised: *27 May 2019*
Accepted: *16 October 2019*
Publication: *19 January 2020*

Abstract
Advanced control network is required to become more brilliant in arrange to supply an reasonable, solid, and maintainable supply of power. Beneath such circumstances, impressive exercises have been carried out within the U.S. and Europe to define and promote a vision for the advancement of long-term keen control networks. In any case, the majority of these exercises as it were put accentuation on the dispersion lattice and request side; whereas the big picture of the transmission framework within the setting of savvy lattices is still vague. This paper presents a special vision for the long run keen transmission lattices in which the major highlights that these lattices must have are clearly distinguished. In this vision, each shrewd transmission lattice is respected as an coordinates framework that practically comprises of three intuitively, keen components, i.e., smart control centers, keen transmission systems, and smart substations. The utilize of reconfigurable equipment (HW) can make strides the handling execution of numerous frameworks, including Sensor Systems. In this paper the significance of restructuring the existing smart framework design utilizing MPSoC with control framework components. This paper uncovers the blame tolerant strategy utilizing MPSoC with self-diagnosis, which is fundamental for improving the proposed design for smart framework functionalities. This leads to decrease computational complexity of the existing engineering vitality and control moves forward execution tradeoff.

Keywords: *MPSoC, Smart grid, Field programmable gate array, embedded system, reconfigurable architecture..*

I. INTRODUCTION

The electric power transmission network has been continuously created for over one century, from the introductory outlined nearby DC arrange in low voltage level, to three-phase tall voltage AC network, and to progress bulk interconnected systems with diverse voltage levels and bounty of complex electrical components. It was the advancement of human society and financial needs that ceaselessly drove the transformation of transmission lattices to organize by arranging with the help of imaginative innovations. As the spine to provide power from focuses of an era to customers, the requirements of transmission network transformation have been exceedingly recognized to deal with more differentiated challenges than ever before.

Based on the diverse literature, the smart design is proposed and an optimized memory, low information inactivity and low vitality utilization for communication topology are executed for the smart framework. This area reviews the significant writing of the existing control network model and framework essentials. Gungor et al (2011) have proposed an advanced electrical framework foundation for higher proficiency and reliability utilizing mechanized control, present-day communications, detecting, high control converters, metering advances, and vitality management schemes.

January - February 2020
ISSN: 0193 - 4120 Page No. 3134 - 3140

In this approach, smart grid infrastructure is exceedingly complex and undue overheads are introduced. Vijayakumar et al (2014) have proposed real-time management and developmental optimization conspire for a secure and adaptable smart network through a present-day arrangement environment. In this approach, the smart grid framework is made it simple and control overheads are presented. Pagani et al (2013) have displayed an approach to the later keen grid management and assurance frameworks. This approach focusses on the execution of assurance in a smart grid. Rongxing et al (2012) have proposed a proficient and protection saving accumulating procedure for verifying the sharp framework correspondences. The execution of this procedure is progressively securable and versatile as far as calculation for client correspondence overhead.

The proposed system prompts client correspondence overhead. De Souza et al (2013) have proposed a methodology for relative examination for shortcoming revelation and grouping using Functional Analysis and Computational Intelligence (FACI). This procedure slacks with the calculation time to recognize the deficiency. Al-Ali et al (2012) proposed a savvy organize controller for upgrading essentialness utilization. The framework for abnormal state control estimation of MPSOCs structure on FPGA is explained by Roberta et al (2012). Different intercontinental methodology, memory leadership hierarchies and control show of continuous framework level plan Space examination (DS) are not inspected. Pipelined MPSoCs have created as an engaging stage for blended media. The complex Interactive media applications as far as execution stream and whole of extend data can be very much tended to by MPSoCs. Vijayakumar et al (2017) have proposed an improved ACO and PSO based shortcoming distinguishing proof and amendment approaches for savvy brace. In this methodology, the shrewd network setup isn't examined. Mansouri et al (2009) have proposed a high execution, low control, fast and lifting based engineering structure for the 2D-Discrete Wavelet Transform processing (DWT). The proposed structure limits the gear multifaceted

nature and the memory gets to depend on a cutting edge and quick lifting plan approach in DWT, which can perform dynamic calculations by limiting the buffering between the rot levels.

II. TESTING ANALYSIS STRATEGIES

At the point when there is expanding needs of execution and versatility, the business reconfigurable structures, for example, accessible COTS FPGAs are utilized. Furthermore, the utilization of powerfully reconfigurable models can convey a higher level of adaptability, versatility and at the same time keeps up the processing power. Kariniemi et al (2009) have proposed a scientific methodology, which is utilized to analyze the impact of deficiency moderation conspires on the framework execution and dependability of the shortcoming tolerant MPSoC framework. Adaptation to internal failure plans, which keep their designs from being faulty during item life-time, can diminish the framework registering power.

III. THE SMART GRID-A COMPLEX SYSTEM OF SYSTEMS

Manageable vitality is the vitality creation while not trading off the vitality creation for who and what is to come. The present establishment model doesn't give constant information of transmission gadgets, security during crisis occasions, recurrence and voltage control. The Smart Grid is a mind boggling framework comprised of interrelated frameworks. As the framework is redesigned with a great deal of adaptability, incorporated correspondences, and propelled controls, it will change enormous scale coordination and capacity of a greater decent variety of innovations and end-client applications. The shrewd network advances towards an incredibly programmed EPS that utilization brilliant matrix innovations to watch and deal with the accessibility of the nature of intensity, the quick and anticipated burden requests, and thusly the remaining of supporting framework. This interoperation will

January - February 2020
ISSN: 0193 - 4120 Page No. 3134 - 3140

incorporate a prevalence of checking and controlling exercises, alongside empowering a two-path stream of power and data for the creation, transportation, and utilization of electric vitality. The framework worries about a few critical concerns. For example, the right style of one explicit framework, together with information, order, and control, while not finish thought of elective frameworks, probably won't end in the easiest activity of the whole framework.

In cutting edge frameworks, some coordination is required because of, the potential cooperations probably won't be clear toward the begin, however potential accidentally 'structured in' issues can be rectified by a by and large supervisory framework. The Smart Grid will produce information in tremendous amounts. To oversee, store, and viably utilize this information, the power framework, interchanges, and data advances ought to be composed utilizing an arrangement of methodology; that is, to accomplish interoperable correspondences crosswise over shrewd lattice advances.

IV. VLSI BASED MPSoC WITH MILP

A Multiprocessor frameworks on-chip (MPSoC) is a solitary chip to meet exacting prerequisites of inserted applications, for example, ongoing, elite and high unwavering quality. Innovation scaling has empowered the incorporation of an expanding number of Processor Elements (PEs) on a solitary chip (MPSoC). The expanding computational power, thus, bolsters the capacity to allow a higher number of uses to execute all the while on the chip. It is a finished computational framework incorporated into a solitary chip, consolidating various Processing Elements (PEs) as primary parts.

The paper is worried about the improvement and approval of strategies to encourage the viable structure of low control and solid MPSoC. Exceptional accentuation is set upon framework level structure strategies of MPSoCs with voltage scaling empowered processors featuring the exchange offs among execution, control utilization and dependability. Likewise, the MPSoC is worked by interconnecting Intellectual Property (IP) centers with nearby ports of Network on Chip (NoC) switches. Messages are transmitted between IP focuses encased by NoC packages. The creating excitement of MPSoCs lies in its ability to join first class, flexibility and its reconfigurable component. In this paper, MPSoC uses different RTUs close by various DSEs to execute a system. The wide extent of MPSoC plans has been made over the standard systems to propel steady organization structure. Everything considered, the exceptional age of the processor with continuously number of reconfigurable justification segments and their utilization in AHt-MPSoC structures are centered around. In this technique, a Mixed Integer Programming (MIP) model is proposed and it is used to portray the AHt-MPSoC arrangement. In the proposed structure, a tremendous number of FPGA HW reviving specialists may vacillate from different memory uses. The proposed Ht-MPSoC designing offers the hardware reviving operators among processors. The result relies upon the MIP specifying, which is used to research the gigantic space of attainable arrangements at a reasonable time.

In the AHt-MPSoC designing, for improving the introduction of the processors, application-unequivocal headings are effectively used. In these processors, the run time of the fundamental figurings is corrupted by the use of as of late included rules executed in HW stimulating specialists. This HW stimulating specialist utilization of each processor can be either related by the system transport or memory controller to the direction pipeline.

January - February 2020
ISSN: 0193 - 4120 Page No. 3134 - 3140



Figure 1.1 MILP MPSoC architecture

Figure 1.1 MILP MPSoC architecture Figure 1.1 MILP MPSoC engineering The MILP model space investigations used to interface the computational examples are spoken to by the current strategy on the different applications, which corrupt the general region usage to application-execution restrictions. As far as possible to be taken for delivering the execution time of every processor is kept up. Therefore, the MIP model can decide a perfect AHt-MPSoC arrangement that accomplishes the ideal zone and execution. The proposed model, to demonstrate the expanding execution, vitality utilization and intensity of the framework is decreased contrasted with the traditional technique.

V.RUNTIME RECONFIGURATION FOR SMART NETWORK

One of the most testing zones in the present electronic industry is sensor systems. These systems are required to be independent, Low-control requesting, setting mindful, and adaptable. A last application may have hundreds or thousands of sensor hubs spread out in a domain, making the organization and the help of WSNs a perplexing undertaking. In spite of the fact that the coordination advances are keeping an eye on a keen sensor, there is as yet an expanding assortment of sensors. The interfaces and information preparing required for sensors control are altogether different not just starting with one sensor then onto the next. This paper is centered around the utilization of reconfigurable frameworks in a sensor organize. A few research gatherings have officially abused the advantages of HW parallelism by structuring impromptu reconfigurable gadgets arranged to be adjusted to a lot of prerecorded applications. The adaptability accomplished with this methodology is higher contrasted with ASIC-based arrangements, however not as high similarly as with little grain reconfigurable gadgets, as FPGAs.

Runtime reconfiguration is a propelled subject inside the reconfigurable figuring territory, where changes into the FPGA arrangement are done at runtime, while the gadget I/Os and remaining rationale are kept dynamic. This ground-breaking highlight (just incorporated into Xilinx and Atmel FPGAs) grants not exclusively to perform HW refreshes at runtime and whenever, yet in addition to spare memory space and programming time contrasted with full FPGA reconfiguration..

VI. PERFORMANCE MEASURE - ANALYTICAL

MODEL

The investigative model for vitality and static power utilization examination in a NoC is determined by the accompanying technique. To have

TEST Engineering & Management

January - February 2020
ISSN: 0193 - 4120 Page No. 3134 - 3140

a superior perspective on the proposed exhibition, parameter model is abridged as

(a) The power utilization and connection power is determined recursively for every correspondence way beginning from the recipient segment.

(b) Given the correspondence volume among the centers and directing calculation, the vitality utilization for every hub in the switch is resolved.

6.1 Power

6.1.1 Link power

From the power models, for a NoC switch and the power model considering the cross-coupling influence for N-wire interconnect, we may choose the full scale control for a N-wire interface per unit length as seeks after: door gap wire inclination short.

Plink= NwireVsv2(Cselfαsaw+.

$P_{link}=\frac{1}{2}N_{wire}V_{sv}^{2}(C_{self}\alpha_{saw}+(C_{ou}\alpha C_{ou})f+N\tau\alpha_{saw}VI_{short}.f+N.(VI_{bias-wire}+VI_{leak,gate})$ ….. (1.1)

whereNwire is the finished number of wires in the association, Cself and Ccoupl are oneself and coupling capacitance of a wire and neighboring center points, independently. αsaw is the trading development on a wire and αCou is the changing activity with respect to the neighboring wires, τ is the short out period, Vsv is the supply voltage and Ishort,bias , wire and Ileak,gate are streams

6.1.2 Static power consumption

Static power is the power ill-advised by a gateway or a wire, after it is idle or in a working state. The static power is generally inclined by the structure of the circuit. The static power dispersing can be logically careful by the condition

$E_{Static}=VI_{bias,wire}+VI_{leak,gate}$ …..(1.2)

6.2 Energy

At upper levels, vitality spent because of the dispersing of one piece of information from one switch (R1) to another (R2) by means of the connections is an utility of the quantity of switches and the quantity of connections. The full vitality can be talked into the vitality spent on the substitutions and vitality spent per wire or connection briskness voyaged. The all out energy(t) can be proposed as pursues

$$Energy(t)=\sum_{i=1}^{Ni}\Phi_{consumed@time}(t)+\sum_{i=1}^{Ni}\Phi_{consumed@switch,link}(t)$$

….. (1.3)

where $\Phi_{consumed@time}(t)$ is the energy spent, at time t, on the link l_i, $\Phi_{consumed@consumed@time)}(t)$ is the energy consumed inside the switch sw and N_{link} and N_{switch} are the number of links and switches, respectively involved in transporting the application flows. Using network calculus arrival curves, the total energy consumption can be calculated.

VII. RESULTS AND DISCUSSION

From the proposed altered MPSoC design, the exhibition parameter model has achieved the ideal outcomes for the accompanying parameters. They are

- Energy consumption
- Power consumption

Table 1.1 portrays the examination of vitality utilization of various structures. The proposed FT-MPSoC Architecture is accomplished to diminish the vitality utilization of various benchmark and it gives better execution contrasted and essential MPSoC engineering. In Radiosity design, the vitality utilization of the MPSoC and proposed FT-MPSoC engineering are 0.266 and 0.188, individually. It demonstrates that the proposed FT-MPSoC engineering gives preferred improvement over the customary design and it is appeared in Figure1.2.

Energy (j)					
Name of the Architecture	Barnes	Ocean	Radiosity	Raytrace	Avg
MPSoC	0.215	0.278	0.266	0.233	0.248
FT-MPSoC	0.195	0.192	0.188	0.191	0.191

January - February 2020
ISSN: 0193 - 4120 Page No. 3134 - 3140



Table 1.2 and Figure 1.3 demonstrates that the Energy utilization correlation of the proposed MPSoC with different models. The proposed design is utilized to limit vitality utilization of various benchmarks. In Barnes, the Energy utilization of MPSoC, FT-MPSoC, VRMA, LRMA and LFT-MPSoC are 0.275, 0.195, 0.118, 0.225 and 0.270, individually. It demonstrates that the improvement of the proposed MPSoC, contrasted with the base work and the vitality expended, is productive than different structures..

Data Rate (Gbps)					
	Barnes	**Ocean**	**Radiosity**	**Raytrace**	**Avg**
MPSoC	8	5	5.8	5.9	6.1
FT-MPSoC	10.8	9.6	9.9	9.7	10

Table 5.3 Data Rate Comparison of Proposed MPSoC with fault tolerant unit Architecture.



Figure 5.9Data Rate Comparison of MPSoC with Proposed FT-MPSoC unit

Table 5.3 and Figure 5.9 tends to the association of information Rate of various plans. The proposed FT-MPSoC planning is developed to collect the information pace of various benchmark which gives better achievement separated and base MPSoC and FT-MPSoC plan. In Barnes, the information pace of the base MPSoC and proposed FT-MPSoC setup is 8 and 10.8 autonomously. It displays that the proposed FT-MPSOC arrangement gives favored improvement over the standard building.

VIII. CONCLUSION

This paper has displayed a unique vision of another generation of smart transmission networks. It points to advancing innovation development to realize a reasonable, solid, and economical delivery of power. With a common digitalized stage, the smart transmissions networks will empower expanded adaptability in control, operation, and extension, allow for inserted insights, basically foster the flexibility and sustainability of the networks, and in the long run advantage the clients with lower costs, moved forward administrations and expanded comfort. In this paper, the centrality of the accuse tolerant unit FT-MPSoC with existing keen system configuration is illustrated. As the proposed MPSoCis arranged with adjusted plan, the essentialness and control use are determined and it is contrasted and the current structure. It gives way preferable execution over the current design. Thusly, the MPSoC with the deficiency tolerant unit is arranged and the engineering performs superior to the current structures.

IX. REFERENCES

[1] Goran N. Ericsson "Cyber Security and Power System Communication Essential Parts of a Smart Grid Infra structure" IEEE Transactions on power delivery, vol. 25, no. 3, july 2010

[2] Ming-YueZhai"Transmission Characteristics of Low-Voltage Distribution Networks in China Under the Smart Grids Environment" IEEE Transactions on power delivery,vol.1,sep 2010

[3] Al-Ali AR 2012, 'Smart grid controller for optimizing HVAC energy consumption', International conference on Computer Systems and Industrial Informatics (ICCSII),pp.1-4.

[4] Amin, Mohsin, MihkelTagel, GertJervan& Thomas Hollstein 2012, 'Design methodology for fault-tolerant heterogeneous MPSoC under real-time constraints', IEEE 7th International

January - February 2020
ISSN: 0193 - 4120 Page No. 3134 - 3140

Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), pp.1-6.

[5] Das, Aruneema, Ajit Kumar &BharadwajVeeravalli 2012, 'Energy-aware communication and remapping of tasks for reliable multimedia multiprocessor systems', IEEE 18th International Conference on Parallel and Distributed Systems (ICPADS), pp. 564-571.

[6] Das, Aruneema, Ajit Kumar &BharadwajVeeravalli 2012, 'Energy-aware communication and remapping of tasks for reliable multimedia multiprocessor systems', IEEE 18th International Conference on Parallel and Distributed Systems (ICPADS), pp. 564-571.

[7] De Souza Gomes A 2013, 'Detection and classification of faults in power transmission lines using functional analysis and computational intelligence', IEEE Transactions on PowerDelivery,vol.28, pp.1402-1413.

[8] Gungor, VC 2011, 'Smart grid technologies: communication technologies and Standards', IEEE Transactions on Industrial Infrastructure, vol.7, pp.529-539.

[9] Kariniemi, Heikki&JariNurmi 2006, 'Fault-tolerant 2-D mesh network-on-chip for multiprocessor systems-on-chip', IEEE conference on Design and Diagnostics of ElectronicCircuitsandsystems, pp.184-189.

[10] Kariniemi, Heikki&JariNurmi 2009, 'NoC Interface for fault-tolerant Message-Passing communication on Multiprocessor SoC platform', IEEE conference on NORCHIP, pp. 1-6.

[11] Kong, Ji, Peilin Liu & Yu Zhang 2012, 'Atomic Streaming: A Framework of On-Chip Data Supply System for Task-Parallel MPSoCs', IEEE transactions on Computer Architecture Letters, vol.11, no.1, pp.5-8.

[12] Kong, Ji, Peilin Liu & Yu Zhang 2012, 'Atomic Streaming: A Framework of On-Chip Data Supply System for Task-Parallel MPSoCs', IEEE transactions on Computer Architecture Letters, vol.11, no.1, pp.5-8.

[13] Li, Yonghui&HuaxiGu 2010, 'Fault tolerant routing algorithm based on the artificial potential field model in Network-on-Chip', International Journal of Applied Mathematics and Computation,vol. 217, no.7, pp.3226-3235.

[14] Mansouri, A, Ahaitouf, A &Abdi, F 2009, 'An efficient VLSI architecture and FPGA implementation of high-speed and low power 2-D DWT for (9, 7) wavelet filter', IJCSNS International Journal of Computer Science and Network Security, vol.9, no.3, pp. 50-60.

[15] Vijayakumar, Malathi, 2014, 'A real-time management and evolutionary optimization scheme for a secure and flexible smart grid towards sustainable energy', Electrical Power and Energy Systems 62 ,pp. 540–548

[16] Pagani, GA & Aiello, M 2013, 'The power grid as a complex network: a survey', International Journal on Physica A:Statistical Mechanics and its Applications, vol.392, pp.2688-2700.

[17] Roberta Piscitelli& Andy D Pimentel 2012, 'A High-Level Power Model for MPSoC on FPGA', IEEE Transactions on Parallel and Distributed Process, vol.11, no.1, pp.16-20

[18] Vijayakumar, Malathi 2017, 'An enhanced ACO and PSO based fault identification and rectification approaches for FACTS devices' , International Trans Electrical Energy System, e2344.

[19] Rongxing, L 2012, 'EPPA: An efficient and privacy-preserving aggregation scheme for secure smart grid communications', IEEE Transactions on Parallel Distributed Syststem,vol.23, pp.1621-1631.

[20] Wang, Xuan, Jiang Xu, Wei Zhang, Xiaowen Wu, Yaoyao Ye, Zhehui Wang, Mahdi Nikdast&Zhe Wang 2015, 'Actively Alleviate Power Gating-Induced Power/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC', IEEE Transactions on Very Large Scale Integration Systems, vol.23, pp. 266-279.