

# Design of Parallel Pipelined DIF- FFT Architecture

# Surya P<sup>1</sup>, Arunachalaperumal C<sup>2</sup>, Dhilip Kumar S<sup>3</sup>, Manikandan K<sup>4</sup>

<sup>1</sup>Department of Electronics and Communication Engineering, Madha Institute of Engineering and Technology, Chennai <sup>2,3</sup>Department of Electronics and Communication Engineering, S.A Engineering College, Chennai <sup>4</sup>Department of Electrical and Electronics Engineering, AMET University, Chennai <sup>1</sup>Suryame3020@gmail.com

Article Info Volume 82 Page Number: 2210 - 2213 Publication Issue: January-February 2020

Article History Article Received: 14 March 2019 Revised: 27 May 2019 Accepted: 16 October 2019 Publication: 12 January 2020

# Abstract

To compute the Discrete Fourier Transform a formal procedure for designing FFT architectures using folding transformation and register minimization technique. This research work presents a new approach to develop parallel pipelined 128 points Radix2<sup>3</sup> Real Fast Fourier Transform (RFFT) and Complex Fast Fourier Transform (CFFT) architecture. The area, frequency, throughput, delay and power consumption can be reduced in the parallel pipelined by using RFFT & CFFT architecture. The power and area consumption can be reduced in parallel pipelined by using RFFT & CFFT architecture. The output samples are obtained, to a desired order to implement on XILINX Virtex-4Xc4vfx12 FPGA.

*Keywords:* Fast Fourier transform (FFT), Parallel Pipelined, RFFT, CFFT, Radix2<sup>3</sup>

# 1. Introduction

FFT algorithm can be used to obtain the spilitted sequence of frequency or in time domain analysis. Parallel pipelined architectures designed based on these algorithms for various radixes. The parallel architectures assume the input signal has to be real values. An increased number of parallel architecture with various values of an input signals in the analysis of FFT for real and complex. In signal processing the real valued signal are most importance to reduce the computation complexities.

#### 2. Radix-2 DIF-FFT

The Decimation In Frequency-DIF FFT method separates the given input sequence that produced decimated output.



Figure 1: Flow graph of a8 point radix-2 sequence

The following equations are DFT algorithm

$$\begin{split} \mathbf{X}[2\mathbf{n}] &= \sum_{n=0}^{\frac{L}{2}-1} \left( x[l] \; x\left[ l + \frac{L}{2} \right] \right) e^{-\frac{j2\pi ln}{\binom{L}{2}}}, \\ n &= 0, 1, \dots, \frac{L}{2} - 1 \end{split} \tag{1} \\ \mathbf{X}[2\mathbf{n}+1] &= \sum_{n=0}^{\frac{L}{2}-1} \left( x[l] - x\left[ l + \frac{L}{2} \right] \right) e^{-\frac{j2\pi}{Ll}} e^{-\frac{j2\pi nl}{\binom{L}{2}}}, \\ n &= 0, 1, \dots, \frac{L}{2} - 1 \end{aligned} \tag{2}$$



Applying the above equation continuously that leads to produce into 2-point, 4-point and 8-point DFTs.

### 3. Radix-2<sup>2</sup>DIF-FFT

The above two stages of computation, twiddle factors  $W_N^{nk}$  multiplier are used to form a 2-point, 4-point, 8-point radix architecture. The next level of computation can be radix-2<sup>2</sup> with the help of FFT algorithm. Fig. 2.shows the butterfly architecture of L= 16 point flow graph sequence according to separation of sequence in DIF FFT method.



Figure 2: 16-point radix- $2^2$  DIF FFT butterfly flow design

The flow graph represent in each stage have same multiplication operation done with the help of the twiddle factor.

#### 4. Parallel Radix-2<sup>2</sup>Architecture

The DIF FFT algorithm is used to design with various input samples for parallel pipeline architecture realization is made easy. We can design the architecture with Radix- $2^2$  by simply use the Single-path Delay Feedback (R2<sup>2</sup>SDF) approach with just replace the first butterfly stage into real value signal. But, this method easy way to find the output samples with the help of algorithms of the FFT, where almost half of the output samples are obtained.



Figure 3: Flow graph of a 16-point radix- $2^2$  DIF FFT.

The boxed regions are redundant operations for decimation in frequency RFFT. These types of architectures are designed using two types of scheduling approaches.

#### 5. Scheduling Type 1

The proposed butterfly flow graph of 16-point radix- $2^2$ architecture shown in Fig. 4. The nodes from P0,P1 ... P7 represent first stage of the FFT and Q0,Q1 ... Q7 represent the second stage and R0,R1...R7 represent third stage of the FFT S0,S1 ... S7 represent Last stage of the FFT. This radix- $2^2$ feed forward method involves the reduction of computation that produces 2 outputs. In this type of assumption is only valid for the RFFT case due to the redundant operations.



Figure 4: Proposed 2-parallel 16-point radix-2<sup>2</sup> DIF RFFT.



Figure 5: a&b real data path of BF2Ir and BF2IIr



The architecture design of the flow graph uses four types of butterflies. BF2Ir and BF2IIr are real data path butterflies respectively as shown in Fig 5.

The complex multiplicative factor "-*j*" used in the flow graph, the real-valued data path are consists of first two stages only. The next stage of the architecture can be designed based on the real and complex values.



Figure 6: Simplified flow graph of a 16-pointradix-2<sup>2</sup> DIF RFFT



Figure 7: 16-point radix-2<sup>2</sup> DIF RFFT scheduling Type 1 output

#### 6. Scheduling Type 2

Nexttype of scheduling is proposed 2-parallel pipelined architecture. In this type of schedulingthe input signal sequence is processed orderly.



Figure 8: 16-point radix-2<sup>2</sup> DIF RFFT.





Figure 9: complex data pathof BF2IC and BF2IIc architecture



Figure 10: Simplified flow graph of a 16-point radix-2<sup>2</sup> DIF RFFT

The final output can be obtained by using the minimum delay elements and also the various types of multipliers. In the final stage, we need to store final signal sequence output samples.



	Messages		
0-(	jradix2_5/x3k		
Đ-	/radx2_5/x3k1		
1	/radio2_5/dk		
1	/radix2_5/sel		
Ð	/radx2_5/x		
Ð	/radx2_5/vi8	0000000	
8-1	jradix2_5ja		
Đ-	/radx2_5/b		
₽-(	jradix2_5(c		
Ð-	jradiv2 <u>.</u> 5jti	01000101	000001
Ð	/radx2_5/e	01000101	
Ð	/iadx2_5/F		
Ð-	/radx2_5/g	01000101	
Ð	/radx2_5/h		
Ð	iado2_5i		
Ð	jradiv2 <u>,5</u> j	0000000	
Ð	/tadx2_5/k	0000000	
Ð	iradix2_5	0000000	
Ð	/radx2 <u>.5</u> /n		01000
Ð	hadx2_5h	0000000	
Ð	/radx2_5/o		
8-	/radx2 <u>.5</u> jp		01103000
Đ-	/radx2_5/c	0000000	
Ð	/radx2_5/r	0000000	
₽-1	/radx2_5/s		
Đ	/radx2_5/t	0000000	
Ð	/radx2_5/u		
₽-1	/radx2_5/v		
Đ	jradiv2_5/H	01000101	
Đ-	/radix2_5/k1	0000000	
8-1	/radix2_5/k2	000000	
Đ	jradiv2_5jk3	0000000	
18	Nov	1100 rs	inden and an and an May Alice Silve May May May May May May Silve Silve May
	Cursor 1	Uns	2010 1010 2010 20010 20010 20010 20010

Figure 11: 16-point radix-2<sup>2</sup> DIF RFFT along with the proposed scheduling 2 output.

#### 7. Conclusion

The architecture for 2-parallel Radix2<sup>2</sup> DIF-RFFT & CFFT for two different type of scheduling approaches small complexity in control logic. It's very useful method for signal computation process. Future work will be directed towards design of RFFT & CFFT architectures can be designed with booth multiplier, Wallace code multiplier and Vedic multiplier instead of canonic signed digit multiplier (CSD).

#### References

- M. Garrido, K. K. Parhi, and J. Grajal, "A pipelined FFT architecture for real-valued signals," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 12, pp.2634–2643, Dec. 2009.
- [2] B. R. Sekhar and K. M. M. Prabhu, "Radix-2 decimation in frequency algorithm for the computation of the real-valued FFT," IEEE Trans. Signal Process., vol. 47, no.4, pp. 1181– 1184, Apr. 1999.
- [3] M. Ayinala and K. K. Parhi, "Parallel-Pipelined radix-2<sup>2</sup> FFT architecture for real valued signals," in Proc. Asilomar Conf. Signals, Syst. Comput., 2010, pp. 1274–1278.
- [4] E. H. Wold and A. M. Despain, "Pipeline and parallel-pipeline FFT processors for VLSI implementation," IEEE Trans. Comput., vol.C-33, no. 5, pp. 414–426, May 1984.
- [5] S. He and M. Torkelson, "A new approach to pipeline FFT processor," in Proc. of IPPS, 1996, pp. 766–770.

- [6] P.Duhamel, "Implementation of split-radix FFT algorithms for complex, real, and realsymmetricdata" IEEE Trans. Acoust., speech, Signal Process., Vol.34, no.2, pp.285-295, Apr. 1986.
- [7] ManoharAyinala, Student Member, IEEE, Michael Brown, and KeshabK.Parhi, Fellow, IEEE "Pipelined Parallel FFT Architectures via Folding Transformation" VLSI systems Vol.20, No.6, June2012.
- T.Baldwin [8] Immanuel, P.Muthukumar, M.Rajavelan, C.Gnanavel, "An N.Veeramuthulingam, Evaluation of Bidirectional Converter Topologies for UPS Applications" International Journal of Engineering and Technology, Vol. 7, no. 33, pp. 1305-1309, 2018.
- [9] T.Baldwin Immanuel, P.Muthukumar, C.Gnanavel, M.Rajavelan, M.Marimuthu, "Transformer less single phase Inverter for Grid Connected PV System with an Optimized Control" International Journal of Engineering and Technology, Vol. 7, no.34, pp. 217-220, 2018.
- [10] T.Baldwin Immanuel, A.Suresh, M.R.Radhmi "Resonant Filter for Photovoltaic Applications" International Journal of Pure and Applied Mathematics, Vol. 119, no. 7, pp. 393-405, 2018.
- [11] T.Baldwin Immanuel, P.Rathnavel, M.Rajavelan "PV fed Seven Level Inverter using Fuzzy Control Technique" International Journal of Engineering and Advanced Technology, Vol. 9, no. 2, pp. 4102-4106, December 2019.
- [12] W.R.Thulasi Brindha, T.Baldwin Immanuel "Modified PMSG System using Trans Z Source Network for Grid Connected UPFC System" International Journal of Engineering and Advanced Technology, Vol.9, no. 2, pp. 4107-4111, December 2019.